From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from [140.186.70.92] (port=48453 helo=eggs.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1OWaPu-0001ql-UQ
	for qemu-devel@nongnu.org; Wed, 07 Jul 2010 15:36:34 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.69)
	(envelope-from <blauwirbel@gmail.com>) id 1OWaPi-00016e-6D
	for qemu-devel@nongnu.org; Wed, 07 Jul 2010 15:36:11 -0400
Received: from mail-px0-f173.google.com ([209.85.212.173]:49596)
	by eggs.gnu.org with esmtp (Exim 4.69)
	(envelope-from <blauwirbel@gmail.com>) id 1OWaPi-00015i-1T
	for qemu-devel@nongnu.org; Wed, 07 Jul 2010 15:36:10 -0400
Received: by pxi18 with SMTP id 18so1983pxi.4
	for <qemu-devel@nongnu.org>; Wed, 07 Jul 2010 12:36:06 -0700 (PDT)
MIME-Version: 1.0
In-Reply-To: <alpine.LNX.2.00.1007072214310.5706@linmac>
References: <AANLkTim5y9JcKEduGP4A5rtGDaGW1dCngczppNXvItQz@mail.gmail.com>
	<alpine.LNX.2.00.1007072214310.5706@linmac>
From: Blue Swirl <blauwirbel@gmail.com>
Date: Wed, 7 Jul 2010 19:29:09 +0000
Message-ID: <AANLkTilsCbfzUB9Dii0cHGCffGc7Mu4q2PCc9S39jrcO@mail.gmail.com>
Subject: Re: [Qemu-devel] [PATCH, RFC] pci: handle BAR mapping at pci level
Content-Type: text/plain; charset=UTF-8
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: malc <av1474@comtv.ru>
Cc: qemu-devel <qemu-devel@nongnu.org>, "Michael S. Tsirkin" <mst@redhat.com>

On Wed, Jul 7, 2010 at 6:15 PM, malc <av1474@comtv.ru> wrote:
> On Wed, 7 Jul 2010, Blue Swirl wrote:
>
>> Add I/O port registration functions which separate registration
>> from the mapping stage.
>
> Why?

So that the device code can specify all other parameters except for
the I/O port, which will be handled by PCI BAR mappings.