From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([140.186.70.92]:40388)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1QAIdH-0000Sx-RN
	for qemu-devel@nongnu.org; Thu, 14 Apr 2011 05:14:36 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1QAIdG-0003zX-PG
	for qemu-devel@nongnu.org; Thu, 14 Apr 2011 05:14:35 -0400
Received: from mail-vw0-f45.google.com ([209.85.212.45]:53029)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1QAIdG-0003zT-Mt
	for qemu-devel@nongnu.org; Thu, 14 Apr 2011 05:14:34 -0400
Received: by vws17 with SMTP id 17so1342563vws.4
	for <qemu-devel@nongnu.org>; Thu, 14 Apr 2011 02:14:33 -0700 (PDT)
MIME-Version: 1.0
In-Reply-To: <4DA5C372.5090807@twiddle.net>
References: <1302645571-20500-1-git-send-email-aurelien@aurel32.net>
	<1302645571-20500-9-git-send-email-aurelien@aurel32.net>
	<BANLkTim8AO7VoZp9p6GDCEXww=YpS9aonA@mail.gmail.com>
	<4DA5C372.5090807@twiddle.net>
Date: Thu, 14 Apr 2011 10:14:33 +0100
Message-ID: <BANLkTi=Da1ov-kA5evqwZZBkmXn2F6STqw@mail.gmail.com>
From: Peter Maydell <peter.maydell@linaro.org>
Content-Type: text/plain; charset=UTF-8
Subject: Re: [Qemu-devel] [PATCH 08/19] target-alpha: use new
 float64_unordered() function
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <http://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Richard Henderson <rth@twiddle.net>
Cc: qemu-devel@nongnu.org, Aurelien Jarno <aurelien@aurel32.net>

On 13 April 2011 16:38, Richard Henderson <rth@twiddle.net> wrote:
> (It looks like some of the Alpha code can be cleaned up a bit.
> I don't recall flush_inputs_to_zero option being there before,
> and we do that by hand in helper_ieee_input*.)

While we're on the subject of Alpha and flush-to-zero modes,
do you know what exception bits should get set when Alpha
flushes a denormal output (not input) to zero?

At the moment softfloat doesn't set any flags when it does
this, which is definitely wrong for ARM. I had a look at
the manuals for the other archs which might set flush_to_zero:

 SH: should set underflow flag
 ARM: should set underflow flag
 PPC: should set underflow (I think)
 MIPS: docs didn't say

I think Alpha should set Inexact and not Underflow, but
I'm not sure -- can you confirm/deny?

(Obviously I would prefer it if every architecture just
needed to set underflow, but somehow I don't think it
will work out that cleanly :-))

thanks
-- PMM