From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.7 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E9B0BC56202 for ; Tue, 17 Nov 2020 03:49:14 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 237F02465B for ; Tue, 17 Nov 2020 03:49:13 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 237F02465B Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=getutm.app Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:58436 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1kerzU-00054t-SN for qemu-devel@archiver.kernel.org; Mon, 16 Nov 2020 22:49:12 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:39756) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1kery8-0004dw-RE for qemu-devel@nongnu.org; Mon, 16 Nov 2020 22:47:48 -0500 Received: from mail-io1-f66.google.com ([209.85.166.66]:33954) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1kery6-0004Ip-St for qemu-devel@nongnu.org; Mon, 16 Nov 2020 22:47:48 -0500 Received: by mail-io1-f66.google.com with SMTP id s10so19778071ioe.1 for ; Mon, 16 Nov 2020 19:47:46 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=QFW1eAYUfhB1godtUy6RpnSfAi5590YyU1T0bVVFuwY=; b=sS2UU8bT3Rr5YxQCYfRevnJImBNxGppM2D68HxpYXnxGti8wPBfaief46OZsyXfZJd ETHYqZJ8Cw19DjCZ0Vc3WOcUV+Ok4/E/lNV1NsYpb4YLHX/e3QW9VTbgcRkZIAWTuQL8 a+XtwY2uKnrYP2eXk0eH/t0DSFfGWYLVsFpNU/hFFpI0pJZZsBsEEADgNwds2pIrIAXS lT12pMs0Fk6HzSlLTf4JiexE1IN6lgOXdRWO5cc7nYkEKLRHOKB7niFEPtr4gbpSv+Ia j6pMmmNFwA/dkj1UtANuU+eW2ApdDpn2qDoPXUsMVpGmnvB9FoLJRpUD+Xbl9ZenDKxr lefA== X-Gm-Message-State: AOAM5314+zaFrcP5PSkrs+912bajcVleUPqhCmYr18tmK9SQwi8ri6zK ZWE5fc6+1TsewWXqJLHaVNyda5FdfJM= X-Google-Smtp-Source: ABdhPJzEqQMka7MiUnGiPqhj19O2J+fjh7yvUAbUX6L1Wq9SwB5LJyCEFNCJCqsJ1sCvFFxPQ6H6Gg== X-Received: by 2002:a6b:c8c1:: with SMTP id y184mr10015941iof.109.1605584865230; Mon, 16 Nov 2020 19:47:45 -0800 (PST) Received: from mail-il1-f169.google.com (mail-il1-f169.google.com. [209.85.166.169]) by smtp.gmail.com with ESMTPSA id u1sm12044012ilb.74.2020.11.16.19.47.40 for (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 16 Nov 2020 19:47:41 -0800 (PST) Received: by mail-il1-f169.google.com with SMTP id w8so7267423ilg.12 for ; Mon, 16 Nov 2020 19:47:40 -0800 (PST) X-Received: by 2002:a92:ddc2:: with SMTP id d2mr8513361ilr.33.1605584860624; Mon, 16 Nov 2020 19:47:40 -0800 (PST) MIME-Version: 1.0 References: <20201106032921.600200-1-richard.henderson@linaro.org> In-Reply-To: <20201106032921.600200-1-richard.henderson@linaro.org> From: Joelle van Dyne Date: Mon, 16 Nov 2020 21:47:29 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v3 00/41] Mirror map JIT memory for TCG To: Richard Henderson Content-Type: text/plain; charset="UTF-8" Received-SPF: pass client-ip=209.85.166.66; envelope-from=osy86dev@gmail.com; helo=mail-io1-f66.google.com X-detected-operating-system: by eggs.gnu.org: First seen = 2020/11/16 22:47:45 X-ACL-Warn: Detected OS = Linux 2.2.x-3.x [generic] [fuzzy] X-Spam_score_int: -13 X-Spam_score: -1.4 X-Spam_bar: - X-Spam_report: (-1.4 / 5.0 requ) BAYES_00=-1.9, FREEMAIL_FORGED_FROMDOMAIN=0.25, FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.25, RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: QEMU Developers Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" Hi, I'm wondering what the progress is for this patch set and the iOS support one? I know 5.2 is frozen, so will this be considered for 6.0? Apple Silicon Macs are out now and a few people are asking about QEMU support :) -j On Thu, Nov 5, 2020 at 9:29 PM Richard Henderson wrote: > > This is my take on Joelle's patch set: > https://lists.nongnu.org/archive/html/qemu-devel/2020-10/msg07837.html > > Changes for v3: > * Even more patches -- all tcg backends converted. > * Fixups for darwin/ios merged (Joelle). > * Feature renamed to splitwx (Paolo). > > > r~ > > > Richard Henderson (41): > tcg: Enhance flush_icache_range with separate data pointer > tcg: Move tcg prologue pointer out of TCGContext > tcg: Move tcg epilogue pointer out of TCGContext > tcg: Add in_code_gen_buffer > tcg: Introduce tcg_splitwx_to_{rx,rw} > tcg: Adjust TCGLabel for const > tcg: Adjust tcg_out_call for const > tcg: Adjust tcg_out_label for const > tcg: Adjust tcg_register_jit for const > tcg: Adjust tb_target_set_jmp_target for split-wx > tcg: Make DisasContextBase.tb const > tcg: Make tb arg to synchronize_from_tb const > tcg: Use Error with alloc_code_gen_buffer > tcg: Add --accel tcg,split-wx property > accel/tcg: Support split-wx for linux with memfd > accel/tcg: Support split-wx for darwin/iOS with vm_remap > tcg: Return the TB pointer from the rx region from exit_tb > tcg/i386: Support split-wx code generation > tcg/aarch64: Use B not BL for tcg_out_goto_long > tcg/aarch64: Implement flush_idcache_range manually > tcg/aarch64: Support split-wx code generation > disas: Push const down through host disasassembly > tcg/tci: Push const down through bytecode reading > tcg: Introduce tcg_tbrel_diff > tcg/ppc: Use tcg_tbrel_diff > tcg/ppc: Use tcg_out_mem_long to reset TCG_REG_TB > tcg/ppc: Support split-wx code generation > tcg/sparc: Use tcg_tbrel_diff > tcg/sparc: Support split-wx code generation > tcg/s390: Use tcg_tbrel_diff > tcg/s390: Support split-wx code generation > tcg/riscv: Fix branch range checks > tcg/riscv: Remove branch-over-branch fallback > tcg/riscv: Support split-wx code generation > accel/tcg: Add mips support to alloc_code_gen_buffer_splitwx_memfd > tcg/mips: Do not assert on relocation overflow > tcg/mips: Support split-wx code generation > tcg/arm: Support split-wx code generation > tcg: Remove TCG_TARGET_SUPPORT_MIRROR > tcg: Constify tcg_code_gen_epilogue > tcg: Constify TCGLabelQemuLdst.raddr > > accel/tcg/tcg-runtime.h | 2 +- > include/disas/dis-asm.h | 4 +- > include/disas/disas.h | 2 +- > include/exec/exec-all.h | 2 +- > include/exec/gen-icount.h | 4 +- > include/exec/log.h | 2 +- > include/exec/translator.h | 2 +- > include/hw/core/cpu.h | 3 +- > include/sysemu/tcg.h | 3 +- > include/tcg/tcg-op.h | 2 +- > include/tcg/tcg.h | 56 +++++-- > tcg/aarch64/tcg-target.h | 8 +- > tcg/arm/tcg-target.h | 10 +- > tcg/i386/tcg-target.h | 9 +- > tcg/mips/tcg-target.h | 10 +- > tcg/ppc/tcg-target.h | 4 +- > tcg/riscv/tcg-target.h | 10 +- > tcg/s390/tcg-target.h | 11 +- > tcg/sparc/tcg-target.h | 10 +- > tcg/tci/tcg-target.h | 11 +- > accel/tcg/cpu-exec.c | 41 +++-- > accel/tcg/tcg-all.c | 26 ++- > accel/tcg/tcg-runtime.c | 4 +- > accel/tcg/translate-all.c | 307 +++++++++++++++++++++++++++-------- > accel/tcg/translator.c | 4 +- > bsd-user/main.c | 2 +- > disas.c | 2 +- > disas/capstone.c | 2 +- > linux-user/main.c | 2 +- > softmmu/physmem.c | 9 +- > target/arm/cpu.c | 3 +- > target/arm/translate-a64.c | 2 +- > target/avr/cpu.c | 3 +- > target/hppa/cpu.c | 3 +- > target/i386/cpu.c | 3 +- > target/microblaze/cpu.c | 3 +- > target/mips/cpu.c | 3 +- > target/riscv/cpu.c | 3 +- > target/rx/cpu.c | 3 +- > target/sh4/cpu.c | 3 +- > target/sparc/cpu.c | 3 +- > target/tricore/cpu.c | 2 +- > tcg/tcg-op.c | 15 +- > tcg/tcg.c | 86 ++++++++-- > tcg/tci.c | 60 ++++--- > accel/tcg/trace-events | 2 +- > tcg/aarch64/tcg-target.c.inc | 139 ++++++++++++---- > tcg/arm/tcg-target.c.inc | 41 ++--- > tcg/i386/tcg-target.c.inc | 36 ++-- > tcg/mips/tcg-target.c.inc | 97 +++++------ > tcg/ppc/tcg-target.c.inc | 105 ++++++------ > tcg/riscv/tcg-target.c.inc | 125 +++++--------- > tcg/s390/tcg-target.c.inc | 91 +++++------ > tcg/sparc/tcg-target.c.inc | 58 +++---- > tcg/tcg-ldst.c.inc | 2 +- > tcg/tcg-pool.c.inc | 6 +- > tcg/tci/tcg-target.c.inc | 2 +- > 57 files changed, 917 insertions(+), 546 deletions(-) > > -- > 2.25.1 >