From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:50556) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1b5YAv-0005iD-70 for qemu-devel@nongnu.org; Wed, 25 May 2016 08:44:38 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1b5YAt-000523-At for qemu-devel@nongnu.org; Wed, 25 May 2016 08:44:36 -0400 Received: from mail-it0-x232.google.com ([2607:f8b0:4001:c0b::232]:38671) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1b5YAt-00051z-6M for qemu-devel@nongnu.org; Wed, 25 May 2016 08:44:35 -0400 Received: by mail-it0-x232.google.com with SMTP id l63so31069849ita.1 for ; Wed, 25 May 2016 05:44:35 -0700 (PDT) MIME-Version: 1.0 In-Reply-To: References: Date: Wed, 25 May 2016 18:14:34 +0530 Message-ID: From: Karthik Content-Type: text/plain; charset=UTF-8 Subject: Re: [Qemu-devel] ARM invalid co-processor register List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell Cc: QEMU Developers Understood. Thank you for the clarifications. Best regards, Karthik On Wed, May 25, 2016 at 6:05 PM, Peter Maydell wrote: > On 25 May 2016 at 13:33, Karthik wrote: > > Does the qemu implements cache emulation? > > I did see some comments saying otherwise. > > No, we don't emulate functional caches. This means that all > the operations for "flush cache" etc can be no-ops. They > do still have to actually exist and not UNDEF, though. > > thanks > -- PMM >