qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: chen huacai <zltjiangshi@gmail.com>
To: Song Gao <gaosong@loongson.cn>
Cc: qemu-devel@nongnu.org, peter.maydell@linaro.org
Subject: Re: [PULL v2 03/17] hw/loongarch: Add slave cpu boot_code
Date: Mon, 11 Mar 2024 10:22:10 +0800	[thread overview]
Message-ID: <CABDp7Vq7z+euAfdTD10vC14MRebw3sSyLpmNBFr4wiZAexa=GQ@mail.gmail.com> (raw)
In-Reply-To: <20240307152835.299233-4-gaosong@loongson.cn>

On Thu, Mar 7, 2024 at 11:35 PM Song Gao <gaosong@loongson.cn> wrote:
>
> Signed-off-by: Song Gao <gaosong@loongson.cn>
> Message-Id: <20240301093839.663947-4-gaosong@loongson.cn>
> ---
>  hw/loongarch/boot.c | 70 ++++++++++++++++++++++++++++++++++++++++++++-
>  1 file changed, 69 insertions(+), 1 deletion(-)
>
> diff --git a/hw/loongarch/boot.c b/hw/loongarch/boot.c
> index 3075c276d4..2f398260af 100644
> --- a/hw/loongarch/boot.c
> +++ b/hw/loongarch/boot.c
> @@ -14,6 +14,54 @@
>  #include "qemu/error-report.h"
>  #include "sysemu/reset.h"
>
> +static const unsigned int slave_boot_code[] = {
> +                  /* Configure reset ebase.         */
> +    0x0400302c,   /* csrwr      $r12,0xc            */
Use reg-names may be a little better than reg-nums.

Huacai
> +
> +                  /* Disable interrupt.             */
> +    0x0380100c,   /* ori        $r12,$r0,0x4        */
> +    0x04000180,   /* csrxchg    $r0,$r12,0x0        */
> +
> +                  /* Clear mailbox.                 */
> +    0x1400002d,   /* lu12i.w    $r13,1(0x1)         */
> +    0x038081ad,   /* ori        $r13,$r13,0x20      */
> +    0x06481da0,   /* iocsrwr.d  $r0,$r13            */
> +
> +                  /* Enable IPI interrupt.          */
> +    0x1400002c,   /* lu12i.w    $r12,1(0x1)         */
> +    0x0400118c,   /* csrxchg    $r12,$r12,0x4       */
> +    0x02fffc0c,   /* addi.d     $r12,$r0,-1(0xfff)  */
> +    0x1400002d,   /* lu12i.w    $r13,1(0x1)         */
> +    0x038011ad,   /* ori        $r13,$r13,0x4       */
> +    0x064819ac,   /* iocsrwr.w  $r12,$r13           */
> +    0x1400002d,   /* lu12i.w    $r13,1(0x1)         */
> +    0x038081ad,   /* ori        $r13,$r13,0x20      */
> +
> +                  /* Wait for wakeup  <.L11>:       */
> +    0x06488000,   /* idle       0x0                 */
> +    0x03400000,   /* andi       $r0,$r0,0x0         */
> +    0x064809ac,   /* iocsrrd.w  $r12,$r13           */
> +    0x43fff59f,   /* beqz       $r12,-12(0x7ffff4) # 48 <.L11> */
> +
> +                  /* Read and clear IPI interrupt.  */
> +    0x1400002d,   /* lu12i.w    $r13,1(0x1)         */
> +    0x064809ac,   /* iocsrrd.w  $r12,$r13           */
> +    0x1400002d,   /* lu12i.w    $r13,1(0x1)         */
> +    0x038031ad,   /* ori        $r13,$r13,0xc       */
> +    0x064819ac,   /* iocsrwr.w  $r12,$r13           */
> +
> +                  /* Disable  IPI interrupt.        */
> +    0x1400002c,   /* lu12i.w    $r12,1(0x1)         */
> +    0x04001180,   /* csrxchg    $r0,$r12,0x4        */
> +
> +                  /* Read mail buf and jump to specified entry */
> +    0x1400002d,   /* lu12i.w    $r13,1(0x1)         */
> +    0x038081ad,   /* ori        $r13,$r13,0x20      */
> +    0x06480dac,   /* iocsrrd.d  $r12,$r13           */
> +    0x00150181,   /* move       $r1,$r12            */
> +    0x4c000020,   /* jirl       $r0,$r1,0           */
> +};
> +
>  static uint64_t cpu_loongarch_virt_to_phys(void *opaque, uint64_t addr)
>  {
>      return addr & MAKE_64BIT_MASK(0, TARGET_PHYS_ADDR_SPACE_BITS);
> @@ -110,8 +158,15 @@ static void loongarch_firmware_boot(LoongArchMachineState *lams,
>      fw_cfg_add_kernel_info(info, lams->fw_cfg);
>  }
>
> +static void init_boot_rom(struct loongarch_boot_info *info, void *p)
> +{
> +    memcpy(p, &slave_boot_code, sizeof(slave_boot_code));
> +    p += sizeof(slave_boot_code);
> +}
> +
>  static void loongarch_direct_kernel_boot(struct loongarch_boot_info *info)
>  {
> +    void  *p, *bp;
>      int64_t kernel_addr = 0;
>      LoongArchCPU *lacpu;
>      CPUState *cs;
> @@ -123,11 +178,24 @@ static void loongarch_direct_kernel_boot(struct loongarch_boot_info *info)
>          exit(1);
>      }
>
> +    /* Load 'boot_rom' at [0 - 1MiB] */
> +    p = g_malloc0(1 * MiB);
> +    bp = p;
> +    init_boot_rom(info, p);
> +    rom_add_blob_fixed("boot_rom", bp, 1 * MiB, 0);
> +
>      CPU_FOREACH(cs) {
>          lacpu = LOONGARCH_CPU(cs);
>          lacpu->env.load_elf = true;
> -        lacpu->env.elf_address = kernel_addr;
> +        if (cs == first_cpu) {
> +            lacpu->env.elf_address = kernel_addr;
> +        } else {
> +            lacpu->env.elf_address = 0;
> +        }
> +        lacpu->env.boot_info = info;
>      }
> +
> +    g_free(bp);
>  }
>
>  void loongarch_load_kernel(MachineState *ms, struct loongarch_boot_info *info)
> --
> 2.34.1
>
>


-- 
Huacai Chen


  reply	other threads:[~2024-03-11  2:23 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-03-07 15:28 [PULL v2 00/17] loongarch-to-apply queue Song Gao
2024-03-07 15:28 ` [PULL v2 01/17] hw/loongarch: Move boot fucntions to boot.c Song Gao
2024-03-07 15:28 ` [PULL v2 02/17] hw/loongarch: Add load initrd Song Gao
2024-03-07 15:28 ` [PULL v2 03/17] hw/loongarch: Add slave cpu boot_code Song Gao
2024-03-11  2:22   ` chen huacai [this message]
2024-03-07 15:28 ` [PULL v2 04/17] hw/loongarch: Add init_cmdline Song Gao
2024-03-07 15:28 ` [PULL v2 05/17] hw/loongarch: Init efi_system_table Song Gao
2024-03-07 15:28 ` [PULL v2 06/17] hw/loongarch: Init efi_boot_memmap table Song Gao
2024-03-07 15:28 ` [PULL v2 07/17] hw/loongarch: Init efi_initrd table Song Gao
2024-03-07 15:28 ` [PULL v2 08/17] hw/loongarch: Init efi_fdt table Song Gao
2024-03-07 15:28 ` [PULL v2 09/17] hw/loongarch: Fix fdt memory node wrong 'reg' Song Gao
2024-03-07 15:28 ` [PULL v2 10/17] hw/loongarch: fdt adds cpu interrupt controller node Song Gao
2024-03-07 15:28 ` [PULL v2 11/17] hw/loongarch: fdt adds Extend I/O Interrupt Controller Song Gao
2024-03-07 15:28 ` [PULL v2 12/17] hw/loongarch: fdt adds pch_pic Controller Song Gao
2024-03-07 15:28 ` [PULL v2 13/17] hw/loongarch: fdt adds pch_msi Controller Song Gao
2024-03-07 15:28 ` [PULL v2 14/17] hw/loongarch: fdt adds pcie irq_map node Song Gao
2024-03-07 15:28 ` [PULL v2 15/17] hw/loongarch: fdt remove unused irqchip node Song Gao
2024-03-07 15:28 ` [PULL v2 16/17] hw/loongarch: Add cells missing from uart node Song Gao
2024-03-07 15:28 ` [PULL v2 17/17] hw/loongarch: Add cells missing from rtc node Song Gao
2024-03-07 15:37 ` [PULL v2 00/17] loongarch-to-apply queue Peter Maydell
2024-03-07 16:08   ` gaosong
  -- strict thread matches above, loose matches on Subject: below --
2024-04-29  2:30 Song Gao
2024-04-29  2:30 ` [PULL v2 03/17] hw/loongarch: Add slave cpu boot_code Song Gao

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CABDp7Vq7z+euAfdTD10vC14MRebw3sSyLpmNBFr4wiZAexa=GQ@mail.gmail.com' \
    --to=zltjiangshi@gmail.com \
    --cc=gaosong@loongson.cn \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).