From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:40270) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fndV8-0003CI-Fg for qemu-devel@nongnu.org; Thu, 09 Aug 2018 01:28:49 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fndV7-00029U-Jh for qemu-devel@nongnu.org; Thu, 09 Aug 2018 01:28:46 -0400 MIME-Version: 1.0 In-Reply-To: <20180809034033.10579-8-richard.henderson@linaro.org> References: <20180809034033.10579-1-richard.henderson@linaro.org> <20180809034033.10579-8-richard.henderson@linaro.org> From: Laurent Desnogues Date: Thu, 9 Aug 2018 07:28:44 +0200 Message-ID: Content-Type: text/plain; charset="UTF-8" Subject: Re: [Qemu-devel] [PATCH 07/11] target/arm: Fix offset for LD1R instructions List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Richard Henderson Cc: "qemu-devel@nongnu.org" , Peter Maydell , =?UTF-8?B?QWxleCBCZW5uw6ll?= , qemu-stable@nongnu.org On Thu, Aug 9, 2018 at 5:40 AM, Richard Henderson wrote: > The immediate should be scaled by the size of the memory reference, > not the size of the elements into which it is loaded. > > Cc: qemu-stable@nongnu.org (3.0.1) > Reported-by: Laurent Desnogues > Signed-off-by: Richard Henderson Tested-by: Laurent Desnogues Reviewed-by: Laurent Desnogues Laurent > --- > target/arm/translate-sve.c | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) > > diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c > index 9e63b5f8e5..f635822a61 100644 > --- a/target/arm/translate-sve.c > +++ b/target/arm/translate-sve.c > @@ -4819,6 +4819,7 @@ static bool trans_LD1R_zpri(DisasContext *s, arg_rpri_load *a, uint32_t insn) > unsigned vsz = vec_full_reg_size(s); > unsigned psz = pred_full_reg_size(s); > unsigned esz = dtype_esz[a->dtype]; > + unsigned msz = dtype_msz(a->dtype); > TCGLabel *over = gen_new_label(); > TCGv_i64 temp; > > @@ -4842,7 +4843,7 @@ static bool trans_LD1R_zpri(DisasContext *s, arg_rpri_load *a, uint32_t insn) > > /* Load the data. */ > temp = tcg_temp_new_i64(); > - tcg_gen_addi_i64(temp, cpu_reg_sp(s, a->rn), a->imm << esz); > + tcg_gen_addi_i64(temp, cpu_reg_sp(s, a->rn), a->imm << msz); > tcg_gen_qemu_ld_i64(temp, temp, get_mem_index(s), > s->be_data | dtype_mop[a->dtype]); > > -- > 2.17.1 >