From: Artyom Tarasenko <atar4qemu@gmail.com>
To: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Cc: qemu-devel <qemu-devel@nongnu.org>
Subject: Re: [Qemu-devel] [PATCH 01/15] apb: move QOM macros and typedefs from apb.c to apb.h
Date: Fri, 17 Nov 2017 15:24:01 +0100 [thread overview]
Message-ID: <CACXAS8DBV72n4Vp0eUc-Hg6df37QYAXjLTnSQn3r71TTtaWGdg@mail.gmail.com> (raw)
In-Reply-To: <1510926167-23326-2-git-send-email-mark.cave-ayland@ilande.co.uk>
Hi Mark,
On Fri, Nov 17, 2017 at 2:42 PM, Mark Cave-Ayland
<mark.cave-ayland@ilande.co.uk> wrote:
> This also includes the related IOMMUState typedef and defines.
>
> Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
> ---
> hw/pci-host/apb.c | 85 --------------------------------------------
> include/hw/pci-host/apb.h | 86 +++++++++++++++++++++++++++++++++++++++++++++
> 2 files changed, 86 insertions(+), 85 deletions(-)
>
> diff --git a/hw/pci-host/apb.c b/hw/pci-host/apb.c
> index 64025cd..f743a4e 100644
> --- a/hw/pci-host/apb.c
> +++ b/hw/pci-host/apb.c
> @@ -82,91 +82,6 @@ do { printf("IOMMU: " fmt , ## __VA_ARGS__); } while (0)
> #define MAX_IVEC 0x40
> #define NO_IRQ_REQUEST (MAX_IVEC + 1)
>
> -#define IOMMU_PAGE_SIZE_8K (1ULL << 13)
> -#define IOMMU_PAGE_MASK_8K (~(IOMMU_PAGE_SIZE_8K - 1))
> -#define IOMMU_PAGE_SIZE_64K (1ULL << 16)
> -#define IOMMU_PAGE_MASK_64K (~(IOMMU_PAGE_SIZE_64K - 1))
> -
> -#define IOMMU_NREGS 3
> -
> -#define IOMMU_CTRL 0x0
> -#define IOMMU_CTRL_TBW_SIZE (1ULL << 2)
> -#define IOMMU_CTRL_MMU_EN (1ULL)
> -
> -#define IOMMU_CTRL_TSB_SHIFT 16
> -
> -#define IOMMU_BASE 0x8
> -#define IOMMU_FLUSH 0x10
> -
> -#define IOMMU_TTE_DATA_V (1ULL << 63)
> -#define IOMMU_TTE_DATA_SIZE (1ULL << 61)
> -#define IOMMU_TTE_DATA_W (1ULL << 1)
> -
> -#define IOMMU_TTE_PHYS_MASK_8K 0x1ffffffe000ULL
> -#define IOMMU_TTE_PHYS_MASK_64K 0x1ffffff8000ULL
> -
> -#define IOMMU_TSB_8K_OFFSET_MASK_8M 0x00000000007fe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_16M 0x0000000000ffe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_32M 0x0000000001ffe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_64M 0x0000000003ffe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_128M 0x0000000007ffe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_256M 0x000000000fffe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_512M 0x000000001fffe000ULL
> -#define IOMMU_TSB_8K_OFFSET_MASK_1G 0x000000003fffe000ULL
> -
> -#define IOMMU_TSB_64K_OFFSET_MASK_64M 0x0000000003ff0000ULL
> -#define IOMMU_TSB_64K_OFFSET_MASK_128M 0x0000000007ff0000ULL
> -#define IOMMU_TSB_64K_OFFSET_MASK_256M 0x000000000fff0000ULL
> -#define IOMMU_TSB_64K_OFFSET_MASK_512M 0x000000001fff0000ULL
> -#define IOMMU_TSB_64K_OFFSET_MASK_1G 0x000000003fff0000ULL
> -#define IOMMU_TSB_64K_OFFSET_MASK_2G 0x000000007fff0000ULL
> -
> -typedef struct IOMMUState {
> - AddressSpace iommu_as;
> - IOMMUMemoryRegion iommu;
> -
> - uint64_t regs[IOMMU_NREGS];
> -} IOMMUState;
> -
> -#define TYPE_APB "pbm"
> -
> -#define APB_DEVICE(obj) \
> - OBJECT_CHECK(APBState, (obj), TYPE_APB)
> -
> -#define TYPE_APB_IOMMU_MEMORY_REGION "pbm-iommu-memory-region"
> -
> -typedef struct APBState {
> - PCIHostState parent_obj;
> -
> - MemoryRegion apb_config;
> - MemoryRegion pci_config;
> - MemoryRegion pci_mmio;
> - MemoryRegion pci_ioport;
> - uint64_t pci_irq_in;
> - IOMMUState iommu;
> - uint32_t pci_control[16];
> - uint32_t pci_irq_map[8];
> - uint32_t pci_err_irq_map[4];
> - uint32_t obio_irq_map[32];
> - qemu_irq *pbm_irqs;
> - qemu_irq *ivec_irqs;
> - unsigned int irq_request;
> - uint32_t reset_control;
> - unsigned int nr_resets;
> -} APBState;
> -
> -#define TYPE_PBM_PCI_BRIDGE "pbm-bridge"
> -#define PBM_PCI_BRIDGE(obj) \
> - OBJECT_CHECK(PBMPCIBridge, (obj), TYPE_PBM_PCI_BRIDGE)
> -
> -typedef struct PBMPCIBridge {
> - /*< private >*/
> - PCIBridge parent_obj;
> -
> - /* Is this busA with in-built devices (ebus)? */
> - bool busA;
> -} PBMPCIBridge;
> -
> static inline void pbm_set_request(APBState *s, unsigned int irq_num)
> {
> APB_DPRINTF("%s: request irq %d\n", __func__, irq_num);
> diff --git a/include/hw/pci-host/apb.h b/include/hw/pci-host/apb.h
> index b19bd55..5d39c03 100644
> --- a/include/hw/pci-host/apb.h
> +++ b/include/hw/pci-host/apb.h
> @@ -2,6 +2,92 @@
> #define PCI_HOST_APB_H
>
> #include "qemu-common.h"
> +#include "hw/pci/pci_host.h"
> +
> +#define IOMMU_NREGS 3
> +
> +#define IOMMU_PAGE_SIZE_8K (1ULL << 13)
> +#define IOMMU_PAGE_MASK_8K (~(IOMMU_PAGE_SIZE_8K - 1))
> +#define IOMMU_PAGE_SIZE_64K (1ULL << 16)
> +#define IOMMU_PAGE_MASK_64K (~(IOMMU_PAGE_SIZE_64K - 1))
> +
> +#define IOMMU_CTRL 0x0
> +#define IOMMU_CTRL_TBW_SIZE (1ULL << 2)
> +#define IOMMU_CTRL_MMU_EN (1ULL)
While at it, I think the naming for the model-specific constants
should be more explicit.
How about US2I_IOMMU_ or SABRE_IOMMU_?
> +
> +#define IOMMU_CTRL_TSB_SHIFT 16
> +
> +#define IOMMU_BASE 0x8
> +#define IOMMU_FLUSH 0x10
> +
> +#define IOMMU_TTE_DATA_V (1ULL << 63)
> +#define IOMMU_TTE_DATA_SIZE (1ULL << 61)
> +#define IOMMU_TTE_DATA_W (1ULL << 1)
> +
> +#define IOMMU_TTE_PHYS_MASK_8K 0x1ffffffe000ULL
> +#define IOMMU_TTE_PHYS_MASK_64K 0x1ffffff8000ULL
> +
> +#define IOMMU_TSB_8K_OFFSET_MASK_8M 0x00000000007fe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_16M 0x0000000000ffe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_32M 0x0000000001ffe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_64M 0x0000000003ffe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_128M 0x0000000007ffe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_256M 0x000000000fffe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_512M 0x000000001fffe000ULL
> +#define IOMMU_TSB_8K_OFFSET_MASK_1G 0x000000003fffe000ULL
> +
> +#define IOMMU_TSB_64K_OFFSET_MASK_64M 0x0000000003ff0000ULL
> +#define IOMMU_TSB_64K_OFFSET_MASK_128M 0x0000000007ff0000ULL
> +#define IOMMU_TSB_64K_OFFSET_MASK_256M 0x000000000fff0000ULL
> +#define IOMMU_TSB_64K_OFFSET_MASK_512M 0x000000001fff0000ULL
> +#define IOMMU_TSB_64K_OFFSET_MASK_1G 0x000000003fff0000ULL
> +#define IOMMU_TSB_64K_OFFSET_MASK_2G 0x000000007fff0000ULL
Maybe it's possible to compute the mask from the bits, similarly to
how it's done in the Niagara model?
If so, these defines would be not necessary.
> +
> +typedef struct IOMMUState {
> + AddressSpace iommu_as;
> + IOMMUMemoryRegion iommu;
> +
> + uint64_t regs[IOMMU_NREGS];
> +} IOMMUState;
> +
> +#define TYPE_APB "pbm"
> +
> +#define APB_DEVICE(obj) \
> + OBJECT_CHECK(APBState, (obj), TYPE_APB)
> +
> +#define TYPE_APB_IOMMU_MEMORY_REGION "pbm-iommu-memory-region"
> +
> +typedef struct APBState {
> + PCIHostState parent_obj;
> +
> + MemoryRegion apb_config;
> + MemoryRegion pci_config;
> + MemoryRegion pci_mmio;
> + MemoryRegion pci_ioport;
> + uint64_t pci_irq_in;
> + IOMMUState iommu;
> + uint32_t pci_control[16];
> + uint32_t pci_irq_map[8];
> + uint32_t pci_err_irq_map[4];
> + uint32_t obio_irq_map[32];
> + qemu_irq *pbm_irqs;
> + qemu_irq *ivec_irqs;
> + unsigned int irq_request;
> + uint32_t reset_control;
> + unsigned int nr_resets;
> +} APBState;
> +
> +typedef struct PBMPCIBridge {
> + /*< private >*/
> + PCIBridge parent_obj;
> +
> + /* Is this busA with in-built devices (ebus)? */
> + bool busA;
> +} PBMPCIBridge;
> +
> +#define TYPE_PBM_PCI_BRIDGE "pbm-bridge"
> +#define PBM_PCI_BRIDGE(obj) \
> + OBJECT_CHECK(PBMPCIBridge, (obj), TYPE_PBM_PCI_BRIDGE)
>
> PCIBus *pci_apb_init(hwaddr special_base,
> hwaddr mem_base,
> --
> 1.7.10.4
>
--
Regards,
Artyom Tarasenko
SPARC and PPC PReP under qemu blog: http://tyom.blogspot.com/search/label/qemu
next prev parent reply other threads:[~2017-11-17 14:24 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-11-17 13:42 [Qemu-devel] [PATCH 00/15] sun4u: tidy-up CPU, APB and ebus Mark Cave-Ayland
2017-11-17 13:42 ` [Qemu-devel] [PATCH 01/15] apb: move QOM macros and typedefs from apb.c to apb.h Mark Cave-Ayland
2017-11-17 14:24 ` Artyom Tarasenko [this message]
2017-11-17 15:40 ` Mark Cave-Ayland
2017-11-17 19:55 ` Artyom Tarasenko
2017-11-20 0:52 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 02/15] sun4u: ebus QOMify tidy-up Mark Cave-Ayland
2017-11-17 18:02 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 03/15] sun4u: move ISABus inside of EBusState Mark Cave-Ayland
2017-11-17 14:53 ` Artyom Tarasenko
2017-11-17 15:46 ` Mark Cave-Ayland
2017-11-17 19:58 ` Artyom Tarasenko
2017-11-19 14:53 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 04/15] sun4u: remove pci_ebus_init() function Mark Cave-Ayland
2017-11-17 14:38 ` Artyom Tarasenko
2017-11-20 0:37 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 05/15] sun4u: move initialisation of all ISABus devices into ebus_realize() Mark Cave-Ayland
2017-11-20 0:47 ` Philippe Mathieu-Daudé
2017-11-20 22:45 ` Mark Cave-Ayland
2017-11-17 13:42 ` [Qemu-devel] [PATCH 06/15] apb: APB QOMify tidy-up Mark Cave-Ayland
2017-11-20 0:48 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 07/15] apb: return APBState from pci_apb_init() rather then PCIBus Mark Cave-Ayland
2017-11-17 19:08 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 08/15] apb: use gpios to wire up the apb device to the SPARC CPU IRQs Mark Cave-Ayland
2017-11-20 17:41 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 09/15] apb: move the two secondary PCI bridges objects into APBState Mark Cave-Ayland
2017-11-17 14:41 ` Artyom Tarasenko
2017-11-20 0:56 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 10/15] apb: remove pci_apb_init() and instantiate APB device using qdev Mark Cave-Ayland
2017-11-17 14:37 ` Artyom Tarasenko
2017-11-20 17:51 ` Philippe Mathieu-Daudé
2017-11-20 22:50 ` Mark Cave-Ayland
2017-11-17 13:42 ` [Qemu-devel] [PATCH 11/15] apb: split pci_pbm_map_irq() into separate functions for bus A and bus B Mark Cave-Ayland
2017-11-17 14:33 ` Artyom Tarasenko
2017-11-19 11:06 ` Mark Cave-Ayland
2017-12-17 11:09 ` Mark Cave-Ayland
2017-12-19 7:56 ` Artyom Tarasenko
2017-12-19 9:27 ` Mark Cave-Ayland
2017-12-19 9:29 ` Artyom Tarasenko
2017-11-17 13:42 ` [Qemu-devel] [PATCH 12/15] ebus: wire up OBIO interrupts to APB pbm via qdev GPIOs Mark Cave-Ayland
2017-11-17 14:28 ` Artyom Tarasenko
2017-11-20 1:02 ` Philippe Mathieu-Daudé
2017-11-20 22:47 ` Mark Cave-Ayland
2017-11-17 13:42 ` [Qemu-devel] [PATCH 13/15] apb: replace OBIO interrupt numbers in pci_pbmA_map_irq() with constants Mark Cave-Ayland
2017-11-17 14:26 ` Artyom Tarasenko
2017-11-20 1:03 ` Philippe Mathieu-Daudé
2017-11-17 13:42 ` [Qemu-devel] [PATCH 14/15] sparc64: introduce trace-events for hw/sparc64 Mark Cave-Ayland
2017-11-17 14:36 ` Artyom Tarasenko
2017-11-19 15:14 ` Philippe Mathieu-Daudé
2017-11-20 22:43 ` Mark Cave-Ayland
2017-11-17 13:42 ` [Qemu-devel] [PATCH 15/15] sun4u: switch from EBUS_DPRINTF() macro to trace-events Mark Cave-Ayland
2017-11-17 19:10 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CACXAS8DBV72n4Vp0eUc-Hg6df37QYAXjLTnSQn3r71TTtaWGdg@mail.gmail.com \
--to=atar4qemu@gmail.com \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).