From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.3 required=3.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, DKIM_INVALID,DKIM_SIGNED,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5A792C2D0A3 for ; Mon, 26 Oct 2020 09:12:17 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id CAD34223AB for ; Mon, 26 Oct 2020 09:12:16 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hzRjZDpM" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org CAD34223AB Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:50422 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1kWyY3-0003Cp-N5 for qemu-devel@archiver.kernel.org; Mon, 26 Oct 2020 05:12:15 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:50646) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1kWyJ0-0002TF-EP; Mon, 26 Oct 2020 04:56:42 -0400 Received: from mail-yb1-xb44.google.com ([2607:f8b0:4864:20::b44]:42873) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1kWyIv-0005qH-Uy; Mon, 26 Oct 2020 04:56:42 -0400 Received: by mail-yb1-xb44.google.com with SMTP id a12so6991096ybg.9; Mon, 26 Oct 2020 01:56:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=dngHLI/bH9qWT0liqaL+MnP1gd+TjENZtsc3Pr1WqbI=; b=hzRjZDpM090gerw2zVzAnVosEOXawE2XgKoy+sXSbIwOHhoMsz72k3+UnNvlmeaVvQ Pr5KSE2J9JRW7hQyHICOxlreGFijERs759Gs8r28Ft0ggl+r9elIuh7MUW0wCS2a/KQd +ojus9Z+VGtvVE1Tt7h+ZoeuEFX8QGuGloZhRlG9XyUugs3Lqlfvq54caiI31toy06iE MaJ1vLF2z+RMow4RAUe+6rgI+NNMNYLAgu2MteJfriqs9NxPJbZYACSfCBxY34xhGCdg ovumYnlm+ANpkdGImxUDAq6iSXeNetovG7xtf0CwVxx7ZVxjH3TtHek4Ae+WgymvWxV6 aYSA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=dngHLI/bH9qWT0liqaL+MnP1gd+TjENZtsc3Pr1WqbI=; b=HEr9WH9DH7L3DOXEAEn8XJzQVEqSzKS8+P0J//AtEcoMH165+gE+ToP24Ue5zjdGfr EkVq6uFV4TvTbheY9s5ZUQkcZN1we54cSz6CT/N4gPdGY27JROUIR6RUTs+ZjBbKs3rV XU2FYD6rnHglOZpd9eAdoymKKeqIZAcnoNM4FVHAGjCAPESuILGn2pMDMHLx2rXC83f0 wds/+ZQisKeHvnq0LDovn+Q/0oaSDSrSgqYyd6ImS1eKpgKZ8WIHJXHwP8tikUDA82rw H+5cNG4e7hxkRMmxbX16Q+W0kNfbUyR8+QMCLuLv8A2AaMLIrpbLqc+KhZJdNz8/CU2d uR2A== X-Gm-Message-State: AOAM531jN1cqGBlC0lLsz0g5gyQaGDjAbKsYX7QsqaF8RCcCuVUcmk5c ixKOolhfxUybq4f4KZpFr5Qg8Jyev6SuenPV6A6nys0A X-Google-Smtp-Source: ABdhPJzqvLrt2K5noqSl5quvBuSB9BcVDXUfwTUJck+T1yP4RkRG02uXn5G9fO49JLG0IG8skgHOAgfn641GwA2yHfk= X-Received: by 2002:a25:386:: with SMTP id 128mr18348006ybd.122.1603702595180; Mon, 26 Oct 2020 01:56:35 -0700 (PDT) MIME-Version: 1.0 References: <59e2196b8d86ab6b234db1a54c80a0149dcd1598.1603467169.git.alistair.francis@wdc.com> In-Reply-To: <59e2196b8d86ab6b234db1a54c80a0149dcd1598.1603467169.git.alistair.francis@wdc.com> From: Bin Meng Date: Mon, 26 Oct 2020 16:56:21 +0800 Message-ID: Subject: Re: [PATCH v1 13/16] target/riscv: csr: Remove compile time XLEN checks To: Alistair Francis Content-Type: text/plain; charset="UTF-8" Received-SPF: pass client-ip=2607:f8b0:4864:20::b44; envelope-from=bmeng.cn@gmail.com; helo=mail-yb1-xb44.google.com X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache. That's all we know. X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Palmer Dabbelt , "open list:RISC-V" , "qemu-devel@nongnu.org Developers" , Alistair Francis Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" On Fri, Oct 23, 2020 at 11:45 PM Alistair Francis wrote: > > Signed-off-by: Alistair Francis > --- > target/riscv/cpu_bits.h | 2 - > target/riscv/csr.c | 182 +++++++++++++++++++++------------------- > 2 files changed, 96 insertions(+), 88 deletions(-) > > diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h > index bd36062877..d9ad694b3f 100644 > --- a/target/riscv/cpu_bits.h > +++ b/target/riscv/cpu_bits.h > @@ -448,9 +448,7 @@ > #define HSTATUS_VGEIN 0x0003F000 > #define HSTATUS_VTVM 0x00100000 > #define HSTATUS_VTSR 0x00400000 > -#if defined(TARGET_RISCV64) > #define HSTATUS_VSXL 0x300000000 nits: the indentation looks not aligned to the other lines in this code block > -#endif > > #define HSTATUS32_WPRI 0xFF8FF87E > #define HSTATUS64_WPRI 0xFFFFFFFFFF8FF87EULL > diff --git a/target/riscv/csr.c b/target/riscv/csr.c > index aaef6c6f20..b153cdfec3 100644 > --- a/target/riscv/csr.c > +++ b/target/riscv/csr.c > @@ -102,44 +102,65 @@ static int ctr(CPURISCVState *env, int csrno) > return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > } > break; > -#if defined(TARGET_RISCV32) > - case CSR_CYCLEH: > - if (!get_field(env->hcounteren, HCOUNTEREN_CY) && > - get_field(env->mcounteren, HCOUNTEREN_CY)) { > - return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > - } > - break; > - case CSR_TIMEH: > - if (!get_field(env->hcounteren, HCOUNTEREN_TM) && > - get_field(env->mcounteren, HCOUNTEREN_TM)) { > - return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > - } > - break; > - case CSR_INSTRETH: > - if (!get_field(env->hcounteren, HCOUNTEREN_IR) && > - get_field(env->mcounteren, HCOUNTEREN_IR)) { > - return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > - } > - break; > - case CSR_HPMCOUNTER3H...CSR_HPMCOUNTER31H: > - if (!get_field(env->hcounteren, 1 << (csrno - CSR_HPMCOUNTER3H)) && > - get_field(env->mcounteren, 1 << (csrno - CSR_HPMCOUNTER3H))) { > - return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > + } > + if (riscv_cpu_is_32bit(env)) { > + switch (csrno) { > + case CSR_CYCLEH: > + if (!get_field(env->hcounteren, HCOUNTEREN_CY) && > + get_field(env->mcounteren, HCOUNTEREN_CY)) { > + return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > + } > + break; > + case CSR_TIMEH: > + if (!get_field(env->hcounteren, HCOUNTEREN_TM) && > + get_field(env->mcounteren, HCOUNTEREN_TM)) { > + return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > + } > + break; > + case CSR_INSTRETH: > + if (!get_field(env->hcounteren, HCOUNTEREN_IR) && > + get_field(env->mcounteren, HCOUNTEREN_IR)) { > + return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > + } > + break; > + case CSR_HPMCOUNTER3H...CSR_HPMCOUNTER31H: > + if (!get_field(env->hcounteren, 1 << (csrno - CSR_HPMCOUNTER3H)) && > + get_field(env->mcounteren, 1 << (csrno - CSR_HPMCOUNTER3H))) { > + return -RISCV_EXCP_VIRT_INSTRUCTION_FAULT; > + } > + break; > } > - break; > -#endif > } > } > #endif > return 0; > } > > +static int ctr32(CPURISCVState *env, int csrno) > +{ > + if (!riscv_cpu_is_32bit(env)) { > + return 0; I believe this should return -RISCV_EXCP_ILLEGAL_INST > + } > + > + return ctr(env, csrno); > +} > + > #if !defined(CONFIG_USER_ONLY) > static int any(CPURISCVState *env, int csrno) > { > return 0; > } > > +static int any32(CPURISCVState *env, int csrno) > +{ > + if (!riscv_cpu_is_32bit(env)) { > + return 0; ditto > + } > + > + return any(env, csrno); > + > +} > + > static int smode(CPURISCVState *env, int csrno) > { > return -!riscv_has_ext(env, RVS); > @@ -161,6 +182,16 @@ static int hmode(CPURISCVState *env, int csrno) > return -RISCV_EXCP_ILLEGAL_INST; > } > > +static int hmode32(CPURISCVState *env, int csrno) > +{ > + if (!riscv_cpu_is_32bit(env)) { > + return 0; > + } > + > + return hmode(env, csrno); > + > +} > + > static int pmp(CPURISCVState *env, int csrno) > { > return -!riscv_feature(env, RISCV_FEATURE_PMP); > @@ -310,7 +341,6 @@ static int read_instret(CPURISCVState *env, int csrno, target_ulong *val) > return 0; > } > > -#if defined(TARGET_RISCV32) > static int read_instreth(CPURISCVState *env, int csrno, target_ulong *val) > { > #if !defined(CONFIG_USER_ONLY) > @@ -324,7 +354,6 @@ static int read_instreth(CPURISCVState *env, int csrno, target_ulong *val) > #endif > return 0; > } > -#endif /* TARGET_RISCV32 */ > > #if defined(CONFIG_USER_ONLY) > static int read_time(CPURISCVState *env, int csrno, target_ulong *val) > @@ -333,13 +362,11 @@ static int read_time(CPURISCVState *env, int csrno, target_ulong *val) > return 0; > } > > -#if defined(TARGET_RISCV32) > static int read_timeh(CPURISCVState *env, int csrno, target_ulong *val) > { > *val = cpu_get_host_ticks() >> 32; > return 0; > } > -#endif > > #else /* CONFIG_USER_ONLY */ > > @@ -355,7 +382,6 @@ static int read_time(CPURISCVState *env, int csrno, target_ulong *val) > return 0; > } > > -#if defined(TARGET_RISCV32) > static int read_timeh(CPURISCVState *env, int csrno, target_ulong *val) > { > uint64_t delta = riscv_cpu_virt_enabled(env) ? env->htimedelta : 0; > @@ -367,7 +393,6 @@ static int read_timeh(CPURISCVState *env, int csrno, target_ulong *val) > *val = (env->rdtime_fn(env->rdtime_fn_arg) + delta) >> 32; > return 0; > } > -#endif > > /* Machine constants */ > > @@ -406,19 +431,17 @@ static const target_ulong sip_writable_mask = SIP_SSIP | MIP_USIP | MIP_UEIP; > static const target_ulong hip_writable_mask = MIP_VSSIP | MIP_VSTIP | MIP_VSEIP; > static const target_ulong vsip_writable_mask = MIP_VSSIP; > > -#if defined(TARGET_RISCV32) > -static const char valid_vm_1_10[16] = { > +static const char valid_vm_1_10_32[16] = { > [VM_1_10_MBARE] = 1, > [VM_1_10_SV32] = 1 > }; > -#elif defined(TARGET_RISCV64) > -static const char valid_vm_1_10[16] = { > + > +static const char valid_vm_1_10_64[16] = { > [VM_1_10_MBARE] = 1, > [VM_1_10_SV39] = 1, > [VM_1_10_SV48] = 1, > [VM_1_10_SV57] = 1 > }; > -#endif /* CONFIG_USER_ONLY */ > > /* Machine Information Registers */ > static int read_zero(CPURISCVState *env, int csrno, target_ulong *val) > @@ -441,7 +464,11 @@ static int read_mstatus(CPURISCVState *env, int csrno, target_ulong *val) > > static int validate_vm(CPURISCVState *env, target_ulong vm) > { > - return valid_vm_1_10[vm & 0xf]; > + if (riscv_cpu_is_32bit(env)) { > + return valid_vm_1_10_32[vm & 0xf]; > + } else { > + return valid_vm_1_10_64[vm & 0xf]; > + } > } > > static int write_mstatus(CPURISCVState *env, int csrno, target_ulong val) > @@ -459,13 +486,14 @@ static int write_mstatus(CPURISCVState *env, int csrno, target_ulong val) > MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | > MSTATUS_MPP | MSTATUS_MXR | MSTATUS_TVM | MSTATUS_TSR | > MSTATUS_TW; > -#if defined(TARGET_RISCV64) > - /* > - * RV32: MPV and GVA are not in mstatus. The current plan is to > - * add them to mstatush. For now, we just don't support it. > - */ > - mask |= MSTATUS_MPV | MSTATUS_GVA; > -#endif > + > + if (!riscv_cpu_is_32bit(env)) { > + /* > + * RV32: MPV and GVA are not in mstatus. The current plan is to > + * add them to mstatush. For now, we just don't support it. > + */ > + mask |= MSTATUS_MPV | MSTATUS_GVA; > + } > > mstatus = (mstatus & ~mask) | (val & mask); > > @@ -477,7 +505,6 @@ static int write_mstatus(CPURISCVState *env, int csrno, target_ulong val) > return 0; > } > > -#ifdef TARGET_RISCV32 > static int read_mstatush(CPURISCVState *env, int csrno, target_ulong *val) > { > *val = env->mstatush; > @@ -496,7 +523,6 @@ static int write_mstatush(CPURISCVState *env, int csrno, target_ulong val) > > return 0; > } > -#endif > > static int read_misa(CPURISCVState *env, int csrno, target_ulong *val) > { > @@ -894,10 +920,10 @@ static int write_satp(CPURISCVState *env, int csrno, target_ulong val) > static int read_hstatus(CPURISCVState *env, int csrno, target_ulong *val) > { > *val = env->hstatus; > -#ifdef TARGET_RISCV64 > - /* We only support 64-bit VSXL */ > - *val = set_field(*val, HSTATUS_VSXL, 2); > -#endif > + if (!riscv_cpu_is_32bit(env)) { > + /* We only support 64-bit VSXL */ > + *val = set_field(*val, HSTATUS_VSXL, 2); > + } > /* We only support little endian */ > *val = set_field(*val, HSTATUS_VSBE, 0); > return 0; > @@ -906,11 +932,9 @@ static int read_hstatus(CPURISCVState *env, int csrno, target_ulong *val) > static int write_hstatus(CPURISCVState *env, int csrno, target_ulong val) > { > env->hstatus = val; > -#ifdef TARGET_RISCV64 > - if (get_field(val, HSTATUS_VSXL) != 2) { > + if (!riscv_cpu_is_32bit(env) && get_field(val, HSTATUS_VSXL) != 2) { > qemu_log_mask(LOG_UNIMP, "QEMU does not support mixed HSXLEN options."); > } > -#endif > if (get_field(val, HSTATUS_VSBE) != 0) { > qemu_log_mask(LOG_UNIMP, "QEMU does not support big endian guests."); > } > @@ -1052,11 +1076,11 @@ static int read_htimedelta(CPURISCVState *env, int csrno, target_ulong *val) > return -RISCV_EXCP_ILLEGAL_INST; > } > > -#if defined(TARGET_RISCV32) > - *val = env->htimedelta & 0xffffffff; > -#else > - *val = env->htimedelta; > -#endif > + if (riscv_cpu_is_32bit(env)) { > + *val = env->htimedelta & 0xffffffff; > + } else { > + *val = env->htimedelta; nits: *val indentation not aligned > + } > return 0; > } > > @@ -1066,15 +1090,14 @@ static int write_htimedelta(CPURISCVState *env, int csrno, target_ulong val) > return -RISCV_EXCP_ILLEGAL_INST; > } > > -#if defined(TARGET_RISCV32) > - env->htimedelta = deposit64(env->htimedelta, 0, 32, (uint64_t)val); > -#else > - env->htimedelta = val; > -#endif > + if (riscv_cpu_is_32bit(env)) { > + env->htimedelta = deposit64(env->htimedelta, 0, 32, (uint64_t)val); > + } else { > + env->htimedelta = val; > + } > return 0; > } > > -#if defined(TARGET_RISCV32) > static int read_htimedeltah(CPURISCVState *env, int csrno, target_ulong *val) > { > if (!env->rdtime_fn) { > @@ -1094,7 +1117,6 @@ static int write_htimedeltah(CPURISCVState *env, int csrno, target_ulong val) > env->htimedelta = deposit64(env->htimedelta, 32, 32, (uint64_t)val); > return 0; > } > -#endif > > /* Virtual CSR Registers */ > static int read_vsstatus(CPURISCVState *env, int csrno, target_ulong *val) > @@ -1372,26 +1394,20 @@ static riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { > /* User Timers and Counters */ > [CSR_CYCLE] = { ctr, read_instret }, > [CSR_INSTRET] = { ctr, read_instret }, > -#if defined(TARGET_RISCV32) > - [CSR_CYCLEH] = { ctr, read_instreth }, > - [CSR_INSTRETH] = { ctr, read_instreth }, > -#endif > + [CSR_CYCLEH] = { ctr32, read_instreth }, > + [CSR_INSTRETH] = { ctr32, read_instreth }, > > /* In privileged mode, the monitor will have to emulate TIME CSRs only if > * rdtime callback is not provided by machine/platform emulation */ > [CSR_TIME] = { ctr, read_time }, > -#if defined(TARGET_RISCV32) > - [CSR_TIMEH] = { ctr, read_timeh }, > -#endif > + [CSR_TIMEH] = { ctr32, read_timeh }, > > #if !defined(CONFIG_USER_ONLY) > /* Machine Timers and Counters */ > [CSR_MCYCLE] = { any, read_instret }, > [CSR_MINSTRET] = { any, read_instret }, > -#if defined(TARGET_RISCV32) > - [CSR_MCYCLEH] = { any, read_instreth }, > - [CSR_MINSTRETH] = { any, read_instreth }, > -#endif > + [CSR_MCYCLEH] = { any32, read_instreth }, > + [CSR_MINSTRETH] = { any32, read_instreth }, > > /* Machine Information Registers */ > [CSR_MVENDORID] = { any, read_zero }, > @@ -1408,9 +1424,7 @@ static riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { > [CSR_MTVEC] = { any, read_mtvec, write_mtvec }, > [CSR_MCOUNTEREN] = { any, read_mcounteren, write_mcounteren }, > > -#if defined(TARGET_RISCV32) > - [CSR_MSTATUSH] = { any, read_mstatush, write_mstatush }, > -#endif > + [CSR_MSTATUSH] = { any32, read_mstatush, write_mstatush }, > > [CSR_MSCOUNTEREN] = { any, read_mscounteren, write_mscounteren }, > > @@ -1450,9 +1464,7 @@ static riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { > [CSR_HGEIP] = { hmode, read_hgeip, write_hgeip }, > [CSR_HGATP] = { hmode, read_hgatp, write_hgatp }, > [CSR_HTIMEDELTA] = { hmode, read_htimedelta, write_htimedelta }, > -#if defined(TARGET_RISCV32) > - [CSR_HTIMEDELTAH] = { hmode, read_htimedeltah, write_htimedeltah}, > -#endif > + [CSR_HTIMEDELTAH] = { hmode32, read_htimedeltah, write_htimedeltah}, > > [CSR_VSSTATUS] = { hmode, read_vsstatus, write_vsstatus }, > [CSR_VSIP] = { hmode, NULL, NULL, rmw_vsip }, > @@ -1475,9 +1487,7 @@ static riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { > [CSR_HPMCOUNTER3 ... CSR_HPMCOUNTER31] = { ctr, read_zero }, > [CSR_MHPMCOUNTER3 ... CSR_MHPMCOUNTER31] = { any, read_zero }, > [CSR_MHPMEVENT3 ... CSR_MHPMEVENT31] = { any, read_zero }, > -#if defined(TARGET_RISCV32) > - [CSR_HPMCOUNTER3H ... CSR_HPMCOUNTER31H] = { ctr, read_zero }, > - [CSR_MHPMCOUNTER3H ... CSR_MHPMCOUNTER31H] = { any, read_zero }, > -#endif > + [CSR_HPMCOUNTER3H ... CSR_HPMCOUNTER31H] = { ctr32, read_zero }, > + [CSR_MHPMCOUNTER3H ... CSR_MHPMCOUNTER31H] = { any32, read_zero }, > #endif /* !CONFIG_USER_ONLY */ > }; > -- Regards, Bin