From: aurelio remonda <aurelioremonda@gmail.com>
To: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Cc: Liviu Ionescu <ilg@livius.net>,
Martin Galvan <martin.galvan@tallertechnologies.com>,
Daniel Gutson <daniel.gutson@tallertechnologies.com>,
"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
Peter Maydell <peter.maydell@linaro.org>
Subject: Re: [Qemu-devel] [PATCH] Target-arm: Add the Cortex-M4 CPU
Date: Sat, 30 May 2015 19:08:09 -0300 [thread overview]
Message-ID: <CAE_j2pvjho8cbdsadvXNi4pioR3bE56AKP-7B268cset8mAvmw@mail.gmail.com> (raw)
In-Reply-To: <CAEgOgz5-RiZrL99LORF+MO4uUEywCCamrkT-p8eEBTNiPKyFrQ@mail.gmail.com>
>> if (op < 4) {
>> /* Saturating add/subtract. */
>> + if (!(arm_dc_feature(s, ARM_FEATURE_THUMB_DSP))){
>> + /* qsub, qadd, qdadd, qdsub are DSP instructions. */
>> + goto illegal_op;
>> + }
>> tmp = load_reg(s, rn);
>> tmp2 = load_reg(s, rm);
>> if (op & 1)
>> @@ -9559,6 +9598,12 @@ static int disas_thumb2_insn(CPUARMState *env, DisasContext *s, uint16_t insn_hw
>> gen_revsh(tmp);
>> break;
>> case 0x10: /* sel */
>> + if (!(arm_dc_feature(s, ARM_FEATURE_THUMB_DSP))){
>> + /* sel is a DSP instruction. */
>> + /* need to free this so there's no TCG temporary leak */
>> + tcg_temp_free_i32(tmp);
>> + goto illegal_op;
>> + }
>> tmp2 = load_reg(s, rm);
>> tmp3 = tcg_temp_new_i32();
>> tcg_gen_ld_i32(tmp3, cpu_env, offsetof(CPUARMState, GE));
>> @@ -9624,6 +9669,15 @@ static int disas_thumb2_insn(CPUARMState *env, DisasContext *s, uint16_t insn_hw
>> }
>> break;
>> case 1: /* 16 x 16 -> 32 */
>> + if (!(arm_dc_feature(s, ARM_FEATURE_THUMB_DSP))){
>> + /* smlabb, smlabt, smlatb, smlatt, smulbb, smulbt, smultt
>> + * and smultb are DSP instructions
>> + */
>> + /* need to free this so there's no TCG temporary leak */
>
> Comment un-needed.
Why do you think it's not needed? Any comments are helpful as long as
they're correct. Thanks
next prev parent reply other threads:[~2015-05-30 22:08 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-28 21:09 [Qemu-devel] [PATCH] Target-arm: Add the Cortex-M4 CPU Aurelio C. Remonda
2015-05-28 21:22 ` Liviu Ionescu
2015-05-28 22:03 ` Peter Maydell
2015-05-29 12:55 ` aurelio remonda
2015-05-29 13:21 ` Peter Maydell
2015-05-29 19:15 ` Liviu Ionescu
2015-05-29 19:16 ` Martin Galvan
2015-05-29 19:30 ` Peter Maydell
2015-06-10 9:58 ` Liviu Ionescu
2015-06-10 10:44 ` Peter Maydell
2015-06-10 10:49 ` Daniel Gutson
2015-06-10 10:53 ` Peter Maydell
2015-05-30 10:46 ` Peter Crosthwaite
2015-05-30 22:08 ` aurelio remonda [this message]
2015-05-30 23:16 ` Peter Crosthwaite
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAE_j2pvjho8cbdsadvXNi4pioR3bE56AKP-7B268cset8mAvmw@mail.gmail.com \
--to=aurelioremonda@gmail.com \
--cc=daniel.gutson@tallertechnologies.com \
--cc=ilg@livius.net \
--cc=martin.galvan@tallertechnologies.com \
--cc=peter.crosthwaite@xilinx.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).