From: Peter Maydell <peter.maydell@linaro.org>
To: Luc Michel <luc.michel@amd.com>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org,
"Francisco Iglesias" <francisco.iglesias@amd.com>,
"Edgar E . Iglesias" <edgar.iglesias@amd.com>,
"Philippe Mathieu-Daudé" <philmd@linaro.org>,
"Alistair Francis" <alistair@alistair23.me>,
"Frederic Konrad" <frederic.konrad@amd.com>,
"Sai Pavan Boddu" <sai.pavan.boddu@amd.com>
Subject: Re: [PATCH v4 00/47] AMD Versal Gen 2 support
Date: Thu, 11 Sep 2025 15:05:45 +0100 [thread overview]
Message-ID: <CAFEAcA-N-rFRm3zeAx51r-ivydmA3kp47o17X0NWET57ZRntcA@mail.gmail.com> (raw)
In-Reply-To: <aMJ1WpiNOuLR62t9@XFR-LUMICHEL-L2.amd.com>
On Thu, 11 Sept 2025 at 08:08, Luc Michel <luc.michel@amd.com> wrote:
>
> Gentle ping. Only patches 23 and 39 need review.
ASAN complains about a couple of new leaks; would you mind
taking a look?
Direct leak of 80 byte(s) in 2 object(s) allocated from:
#0 0x5df4de8f7e23 in malloc
(/mnt/nvmedisk/linaro/qemu-from-laptop/qemu/build/arm-asan/qemu-system-aarch64+0x2507e23)
(BuildId: 2cb010a0f1032af1fc9fe4c70583ed9f639b86fb)
#1 0x77eec4c4cb09 in g_malloc
(/lib/x86_64-linux-gnu/libglib-2.0.so.0+0x62b09) (BuildId:
1eb6131419edb83b2178b682829a6913cf682d75)
#2 0x77eec4c0fbc2 in g_array_sized_new
(/lib/x86_64-linux-gnu/libglib-2.0.so.0+0x25bc2) (BuildId:
1eb6131419edb83b2178b682829a6913cf682d75)
#3 0x5df4e0b46004 in versal_base_init
/mnt/nvmedisk/linaro/qemu-from-laptop/qemu/build/arm-asan/../../hw/arm/xlnx-versal.c:2081:15
Direct leak of 48 byte(s) in 2 object(s) allocated from:
#0 0x5df4de8f800d in calloc
(/mnt/nvmedisk/linaro/qemu-from-laptop/qemu/build/arm-asan/qemu-system-aarch64+0x250800d)
(BuildId: 2cb010a0f1032af1fc9fe4c70583ed9f639b86fb)
#1 0x77eec4c4d7b1 in g_malloc0
(/lib/x86_64-linux-gnu/libglib-2.0.so.0+0x637b1) (BuildId:
1eb6131419edb83b2178b682829a6913cf682d75)
#2 0x5df4e0b4615a in versal_base_init
/mnt/nvmedisk/linaro/qemu-from-laptop/qemu/build/arm-asan/../../hw/arm/xlnx-versal.c:2084:21
This is from a run of 'make check' for arm targets with clang's
ASAN. I use the following leak suppression file to skip various
leaks we already know about:
# This is a set of suppressions for LeakSanitizer; you can use it
# by setting
# LSAN_OPTIONS="suppressions=/path/to/scripts/lsan-suppressions.txt"
# when running a QEMU built with the leak-sanitizer.
# This is a real leak but ignore it for now so we can see the others
leak:memory_region_init
# various leaks I think are due to memory region circular refs
# annoyingly you can't match on filename:lineno
leak:fsl_imx6_init
leak:fsl_imx7_init
leak:raspi_peripherals_base_init
leak:fsl_imx25_init
leak:fsl_imx6ul_init
leak:aw_a10_init
leak:allwinner_r40_init
leak:usb_dwc3_init
leak:xlnx_zynqmp_init
leak:xhci_sysbus_instance_init
leak:fsl_imx8mp_init
leak:versal_usb2_init
# register_init_block API is busted
leak:register_init_block
# so is this device's local hack variant of it
leak:canfd_create_regarray
# qtest-only leak, not very important
leak:qemu_irq_intercept_in
# this is maybe a leak caused by g_test_trap_subprocess():
# in the subprocess, the cleanup functions that are supposed to free
# memory don't get run for some reason.
leak:qos_traverse_graph
thanks
-- PMM
prev parent reply other threads:[~2025-09-11 14:07 UTC|newest]
Thread overview: 65+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-22 15:15 [PATCH v4 00/47] AMD Versal Gen 2 support Luc Michel
2025-08-22 15:15 ` [PATCH v4 01/47] hw/arm/xlnx-versal: split the xlnx-versal type Luc Michel
2025-08-28 22:07 ` Philippe Mathieu-Daudé
2025-08-22 15:15 ` [PATCH v4 02/47] hw/arm/xlnx-versal: prepare for FDT creation Luc Michel
2025-08-22 15:15 ` [PATCH v4 03/47] hw/arm/xlnx-versal: uart: refactor creation Luc Michel
2025-08-22 15:15 ` [PATCH v4 04/47] hw/arm/xlnx-versal: canfd: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 05/47] hw/arm/xlnx-versal: sdhci: " Luc Michel
2025-08-28 22:19 ` Philippe Mathieu-Daudé
2025-09-02 7:14 ` Luc Michel
2025-08-22 15:15 ` [PATCH v4 06/47] hw/arm/xlnx-versal: gem: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 07/47] hw/arm/xlnx-versal: adma: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 08/47] hw/arm/xlnx-versal: xram: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 09/47] hw/arm/xlnx-versal: usb: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 10/47] hw/arm/xlnx-versal: efuse: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 11/47] hw/arm/xlnx-versal: ospi: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 12/47] hw/arm/xlnx-versal: VersalMap: add support for OR'ed IRQs Luc Michel
2025-08-28 22:10 ` Philippe Mathieu-Daudé
2025-08-22 15:15 ` [PATCH v4 13/47] hw/arm/xlnx-versal: PMC IOU SCLR: refactor creation Luc Michel
2025-08-22 15:15 ` [PATCH v4 14/47] hw/arm/xlnx-versal: bbram: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 15/47] hw/arm/xlnx-versal: trng: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 16/47] hw/arm/xlnx-versal: rtc: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 17/47] hw/arm/xlnx-versal: cfu: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 18/47] hw/arm/xlnx-versal: crl: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 19/47] hw/arm/xlnx-versal-virt: virtio: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 20/47] hw/arm/xlnx-versal: refactor CPU cluster creation Luc Michel
2025-08-28 22:16 ` Philippe Mathieu-Daudé
2025-08-22 15:15 ` [PATCH v4 21/47] hw/arm/xlnx-versal: add the mp_affinity property to the CPU mapping Luc Michel
2025-08-22 15:15 ` [PATCH v4 22/47] hw/arm/xlnx-versal: instantiate the GIC ITS in the APU Luc Michel
2025-08-22 15:15 ` [PATCH v4 23/47] hw/intc/arm_gicv3: Introduce a 'first-cpu-index' property Luc Michel
2025-08-26 19:33 ` Edgar E. Iglesias
2025-08-26 20:05 ` Peter Maydell
2025-09-11 10:45 ` Boddu, Sai Pavan
2025-09-11 14:08 ` Peter Maydell
2025-08-22 15:15 ` [PATCH v4 24/47] hw/arm/xlnx-versal: add support for multiple GICs Luc Michel
2025-08-22 15:15 ` [PATCH v4 25/47] hw/arm/xlnx-versal: add support for GICv2 Luc Michel
2025-08-22 15:15 ` [PATCH v4 26/47] hw/arm/xlnx-versal: rpu: refactor creation Luc Michel
2025-08-22 15:15 ` [PATCH v4 27/47] hw/arm/xlnx-versal: ocm: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 28/47] hw/arm/xlnx-versal: ddr: " Luc Michel
2025-08-22 15:15 ` [PATCH v4 29/47] hw/arm/xlnx-versal: add the versal_get_num_cpu accessor Luc Michel
2025-08-22 15:15 ` [PATCH v4 30/47] hw/misc/xlnx-versal-crl: remove unnecessary include directives Luc Michel
2025-08-22 15:15 ` [PATCH v4 31/47] hw/misc/xlnx-versal-crl: split into base/concrete classes Luc Michel
2025-08-22 15:15 ` [PATCH v4 32/47] hw/misc/xlnx-versal-crl: refactor device reset logic Luc Michel
2025-08-22 15:15 ` [PATCH v4 33/47] hw/arm/xlnx-versal: reconnect the CRL to the other devices Luc Michel
2025-08-22 15:15 ` [PATCH v4 34/47] hw/arm/xlnx-versal: use hw/arm/bsa.h for timer IRQ indices Luc Michel
2025-08-22 15:16 ` [PATCH v4 35/47] hw/arm/xlnx-versal: tidy up Luc Michel
2025-08-22 15:16 ` [PATCH v4 36/47] hw/misc/xlnx-versal-crl: add the versal2 version Luc Michel
2025-08-28 22:22 ` Philippe Mathieu-Daudé
2025-09-02 7:21 ` Luc Michel
2025-08-22 15:16 ` [PATCH v4 37/47] hw/arm/xlnx-versal: add a per_cluster_gic switch to VersalCpuClusterMap Luc Michel
2025-08-28 22:06 ` Philippe Mathieu-Daudé
2025-08-22 15:16 ` [PATCH v4 38/47] hw/arm/xlnx-versal: add the target field in IRQ descriptor Luc Michel
2025-08-22 15:16 ` [PATCH v4 39/47] target/arm/tcg/cpu64: add the cortex-a78ae CPU Luc Michel
2025-09-11 14:31 ` Peter Maydell
2025-09-12 7:02 ` Luc Michel
2025-08-22 15:16 ` [PATCH v4 40/47] hw/arm/xlnx-versal: add versal2 SoC Luc Michel
2025-08-28 22:04 ` Philippe Mathieu-Daudé
2025-08-22 15:16 ` [PATCH v4 41/47] hw/arm/xlnx-versal-virt: rename the machine to amd-versal-virt Luc Michel
2025-08-22 15:16 ` [PATCH v4 42/47] hw/arm/xlnx-versal-virt: split into base/concrete classes Luc Michel
2025-08-22 15:16 ` [PATCH v4 43/47] hw/arm/xlnx-versal-virt: tidy up Luc Michel
2025-08-22 15:16 ` [PATCH v4 44/47] docs/system/arm/xlnx-versal-virt: update supported devices Luc Michel
2025-08-22 15:16 ` [PATCH v4 45/47] docs/system/arm/xlnx-versal-virt: add a note about dumpdtb Luc Michel
2025-08-22 15:16 ` [PATCH v4 46/47] hw/arm/xlnx-versal-virt: add the xlnx-versal2-virt machine Luc Michel
2025-08-22 15:16 ` [PATCH v4 47/47] tests/functional/test_aarch64_xlnx_versal: test the versal2 machine Luc Michel
2025-09-11 7:08 ` [PATCH v4 00/47] AMD Versal Gen 2 support Luc Michel
2025-09-11 14:05 ` Peter Maydell [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAFEAcA-N-rFRm3zeAx51r-ivydmA3kp47o17X0NWET57ZRntcA@mail.gmail.com \
--to=peter.maydell@linaro.org \
--cc=alistair@alistair23.me \
--cc=edgar.iglesias@amd.com \
--cc=francisco.iglesias@amd.com \
--cc=frederic.konrad@amd.com \
--cc=luc.michel@amd.com \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=sai.pavan.boddu@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).