From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:37717)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1T6MFS-0001rG-SM
	for qemu-devel@nongnu.org; Tue, 28 Aug 2012 09:54:38 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1T6MFN-0004G2-Cs
	for qemu-devel@nongnu.org; Tue, 28 Aug 2012 09:54:30 -0400
Received: from mail-iy0-f173.google.com ([209.85.210.173]:60363)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1T6MFN-0004Fo-84
	for qemu-devel@nongnu.org; Tue, 28 Aug 2012 09:54:25 -0400
Received: by iakx26 with SMTP id x26so10294911iak.4
	for <qemu-devel@nongnu.org>; Tue, 28 Aug 2012 06:54:24 -0700 (PDT)
MIME-Version: 1.0
In-Reply-To: <201208281432.40361.paul@codesourcery.com>
References: <1346099868-7774-1-git-send-email-meadori@codesourcery.com>
	<201208281358.23742.paul@codesourcery.com>
	<CAFEAcA9qpgUHzqftGK6XxUp1q6-Z+c1fqgWWZDYSMO=p500z7w@mail.gmail.com>
	<201208281432.40361.paul@codesourcery.com>
Date: Tue, 28 Aug 2012 14:54:24 +0100
Message-ID: <CAFEAcA8-UnqyuMiqCiyDCqAfOMhhassn_PAsxyNEz0gcYDaeog@mail.gmail.com>
From: Peter Maydell <peter.maydell@linaro.org>
Content-Type: text/plain; charset=UTF-8
Subject: Re: [Qemu-devel] [PATCH v1 3/4] hw: Deduce the default machine from
 the specified CPU model
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Paul Brook <paul@codesourcery.com>
Cc: Meador Inge <meadori@codesourcery.com>, qemu-devel@nongnu.org

On 28 August 2012 14:32, Paul Brook <paul@codesourcery.com> wrote:
>> No you can't. integratorcp.c doesn't create the parts of the CPU
>> which live in QEMU's 'a15mpcore_priv' device, so the resulting
>> mess is liable to just fall over. If anybody reports bugs in
>> QEMU in such a configuration I will tell them to go away and
>> use a supported configuration instead.
>
> The A15 core itself will work just fine.  The core is completely independent
> of the interrupt controller.

This is a view of the world which is becoming steadily less
true. It is not possible to configure a hardware A9MP without
the GIC and internal peripherals, for example. And the A15's
timer peripherals are accessed as cp15 registers, not memory
mapped I/O, making them even more obviously a coherent part
of the CPU.

-- PMM