qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: Jinjie Ruan <ruanjinjie@huawei.com>
Cc: eduardo@habkost.net, marcel.apfelbaum@gmail.com,
	philmd@linaro.org,  wangyanan55@huawei.com,
	richard.henderson@linaro.org, qemu-devel@nongnu.org,
	 qemu-arm@nongnu.org
Subject: Re: [PATCH v12 10/23] hw/arm/virt: Wire NMI and VINMI irq lines from GIC to CPU
Date: Thu, 4 Apr 2024 15:47:26 +0100	[thread overview]
Message-ID: <CAFEAcA8ESSRQtemj7xefeb8Fp0__EEiJh2FamGy7w7_iTpyf4A@mail.gmail.com> (raw)
In-Reply-To: <20240403101611.3204086-11-ruanjinjie@huawei.com>

On Wed, 3 Apr 2024 at 11:18, Jinjie Ruan <ruanjinjie@huawei.com> wrote:
>
> Wire the new NMI and VINMI interrupt line from the GIC to each CPU.
>
> Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> ---
> v9:
> - Rename ARM_CPU_VNMI to ARM_CPU_VINMI.
> - Update the commit message.
> v4:
> - Add Reviewed-by.
> v3:
> - Also add VNMI wire.
> ---
>  hw/arm/virt.c | 7 ++++++-
>  1 file changed, 6 insertions(+), 1 deletion(-)
>
> diff --git a/hw/arm/virt.c b/hw/arm/virt.c
> index a9a913aead..ef2e6c2c4d 100644
> --- a/hw/arm/virt.c
> +++ b/hw/arm/virt.c
> @@ -821,7 +821,8 @@ static void create_gic(VirtMachineState *vms, MemoryRegion *mem)
>
>      /* Wire the outputs from each CPU's generic timer and the GICv3
>       * maintenance interrupt signal to the appropriate GIC PPI inputs,
> -     * and the GIC's IRQ/FIQ/VIRQ/VFIQ interrupt outputs to the CPU's inputs.
> +     * and the GIC's IRQ/FIQ/VIRQ/VFIQ/NMI/VINMI interrupt outputs to the
> +     * CPU's inputs.
>       */
>      for (i = 0; i < smp_cpus; i++) {
>          DeviceState *cpudev = DEVICE(qemu_get_cpu(i));
> @@ -865,6 +866,10 @@ static void create_gic(VirtMachineState *vms, MemoryRegion *mem)
>                             qdev_get_gpio_in(cpudev, ARM_CPU_VIRQ));
>          sysbus_connect_irq(gicbusdev, i + 3 * smp_cpus,
>                             qdev_get_gpio_in(cpudev, ARM_CPU_VFIQ));
> +        sysbus_connect_irq(gicbusdev, i + 4 * smp_cpus,
> +                           qdev_get_gpio_in(cpudev, ARM_CPU_NMI));
> +        sysbus_connect_irq(gicbusdev, i + 5 * smp_cpus,
> +                           qdev_get_gpio_in(cpudev, ARM_CPU_VINMI));
>      }

This patch needs to go after patch 11. Otherwise at this point
in the patchseries we are trying to wire up GPIOs on the GIC
which don't exist, and QEMU will assert:

$ ./build/x86/qemu-system-aarch64 -M virt,gic-version=3
Unexpected error in object_property_find_err() at ../../qom/object.c:1366:
qemu-system-aarch64: Property 'arm-gicv3.sysbus-irq[4]' not found
Aborted (core dumped)

We also need to only connect these up if vms->gic_version
is not VIRT_GIC_VERSION_2. This is because these GPIOs don't
exist on the GICv2, and otherwise we again assert if you
try to wire them up but you're using GICv2:

$ ./build/x86/qemu-system-aarch64 -M virt,gic-version=2
Unexpected error in object_property_find_err() at ../../qom/object.c:1366:
qemu-system-aarch64: Property 'arm_gic.sysbus-irq[4]' not found
Aborted (core dumped)

thanks
-- PMM


  reply	other threads:[~2024-04-04 14:48 UTC|newest]

Thread overview: 43+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-04-03 10:15 [PATCH v12 00/23] target/arm: Implement FEAT_NMI and FEAT_GICv3_NMI Jinjie Ruan via
2024-04-03 10:15 ` [PATCH v12 01/23] target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NMI Jinjie Ruan via
2024-04-04 14:13   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 02/23] target/arm: Add PSTATE.ALLINT Jinjie Ruan via
2024-04-04 14:14   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 03/23] target/arm: Add support for FEAT_NMI, Non-maskable Interrupt Jinjie Ruan via
2024-04-04 14:15   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 04/23] target/arm: Implement ALLINT MSR (immediate) Jinjie Ruan via
2024-04-04 14:15   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 05/23] target/arm: Support MSR access to ALLINT Jinjie Ruan via
2024-04-04 14:13   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 06/23] target/arm: Add support for Non-maskable Interrupt Jinjie Ruan via
2024-04-04 14:14   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 07/23] target/arm: Add support for NMI in arm_phys_excp_target_el() Jinjie Ruan via
2024-04-04 14:17   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 08/23] target/arm: Handle IS/FS in ISR_EL1 for NMI, VINMI and VFNMI Jinjie Ruan via
2024-04-04 14:18   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 09/23] target/arm: Handle PSTATE.ALLINT on taking an exception Jinjie Ruan via
2024-04-04 14:18   ` Peter Maydell
2024-04-03 10:15 ` [PATCH v12 10/23] hw/arm/virt: Wire NMI and VINMI irq lines from GIC to CPU Jinjie Ruan via
2024-04-04 14:47   ` Peter Maydell [this message]
2024-04-07  2:46     ` Jinjie Ruan via
2024-04-03 10:15 ` [PATCH v12 11/23] hw/intc/arm_gicv3: Add external IRQ lines for NMI Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 12/23] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64() Jinjie Ruan via
2024-04-04 14:21   ` Peter Maydell
2024-04-03 10:16 ` [PATCH v12 13/23] hw/intc/arm_gicv3: Add has-nmi property to GICv3 device Jinjie Ruan via
2024-04-05 13:25   ` Peter Maydell
2024-04-03 10:16 ` [PATCH v12 14/23] hw/intc/arm_gicv3: Add irq non-maskable property Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 15/23] hw/intc/arm_gicv3_redist: Implement GICR_INMIR0 Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 16/23] hw/intc/arm_gicv3: Implement GICD_INMIR Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 17/23] hw/intc/arm_gicv3: Add NMI handling CPU interface registers Jinjie Ruan via
2024-04-04 14:24   ` Peter Maydell
2024-04-03 10:16 ` [PATCH v12 18/23] hw/intc/arm_gicv3: Handle icv_nmiar1_read() for icc_nmiar1_read() Jinjie Ruan via
2024-04-04 14:27   ` Peter Maydell
2024-04-03 10:16 ` [PATCH v12 19/23] hw/intc/arm_gicv3: Implement NMI interrupt priority Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 20/23] hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update() Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 21/23] hw/intc/arm_gicv3: Report the VINMI interrupt Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 22/23] target/arm: Add FEAT_NMI to max Jinjie Ruan via
2024-04-03 10:16 ` [PATCH v12 23/23] hw/arm/virt: Add FEAT_GICv3_NMI feature support in virt GIC Jinjie Ruan via
2024-04-05 13:48   ` Peter Maydell
2024-04-07  6:35     ` Jinjie Ruan via
2024-04-04 14:39 ` [PATCH v12 00/23] target/arm: Implement FEAT_NMI and FEAT_GICv3_NMI Peter Maydell
2024-04-05 14:06 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAFEAcA8ESSRQtemj7xefeb8Fp0__EEiJh2FamGy7w7_iTpyf4A@mail.gmail.com \
    --to=peter.maydell@linaro.org \
    --cc=eduardo@habkost.net \
    --cc=marcel.apfelbaum@gmail.com \
    --cc=philmd@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    --cc=ruanjinjie@huawei.com \
    --cc=wangyanan55@huawei.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).