qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: Bernhard Beschow <shentey@gmail.com>
Cc: qemu-devel@nongnu.org, "Paolo Bonzini" <pbonzini@redhat.com>,
	"Marc-André Lureau" <marcandre.lureau@redhat.com>,
	"Alistair Francis" <alistair@alistair23.me>,
	"Jean-Christophe Dubois" <jcd@tribudubois.net>,
	qemu-arm@nongnu.org, "Andrey Smirnov" <andrew.smirnov@gmail.com>,
	"Edgar E. Iglesias" <edgar.iglesias@gmail.com>
Subject: Re: [PATCH 06/21] hw/arm/fsl-imx8mp: Implement clock tree
Date: Tue, 28 Jan 2025 14:35:14 +0000	[thread overview]
Message-ID: <CAFEAcA8Ox+CjVVgPWciFOPv748tvCSOHpcQn_ihwCXAvSNnk8Q@mail.gmail.com> (raw)
In-Reply-To: <20250120203748.4687-7-shentey@gmail.com>

On Mon, 20 Jan 2025 at 20:38, Bernhard Beschow <shentey@gmail.com> wrote:
>
> Fixes quite a few stack traces during the Linux boot process. Also provides the
> clocks for devices added later, e.g. enet1.
>
> Signed-off-by: Bernhard Beschow <shentey@gmail.com>
> ---
>  MAINTAINERS                    |   2 +
>  docs/system/arm/imx8mp-evk.rst |   1 +
>  include/hw/arm/fsl-imx8mp.h    |   3 +
>  include/hw/misc/imx8mp_ccm.h   |  97 ++++++++++
>  hw/arm/fsl-imx8mp.c            |  20 +++
>  hw/misc/imx8mp_ccm.c           | 315 +++++++++++++++++++++++++++++++++
>  hw/misc/meson.build            |   1 +
>  7 files changed, 439 insertions(+)
>  create mode 100644 include/hw/misc/imx8mp_ccm.h
>  create mode 100644 hw/misc/imx8mp_ccm.c
> diff --git a/include/hw/misc/imx8mp_ccm.h b/include/hw/misc/imx8mp_ccm.h
> new file mode 100644
> index 0000000000..2378c157de
> --- /dev/null
> +++ b/include/hw/misc/imx8mp_ccm.h
> @@ -0,0 +1,97 @@
> +/*
> + * Copyright (c) 2025 Bernhard Beschow <shentey@gmail.com>
> + *
> + * i.MX8MP CCM, ANALOG IP blocks emulation code
> + *
> + * SPDX-License-Identifier: GPL-2.0-or-later
> + */
> +
> +#ifndef IMX8MP_CCM_H
> +#define IMX8MP_CCM_H
> +
> +#include "hw/misc/imx_ccm.h"
> +#include "qom/object.h"
> +
> +enum IMX8MPAnalogRegisters {
> +    ANALOG_AUDIO_PLL1_GEN_CTRL = 0x000 / 4,
> +    ANALOG_AUDIO_PLL1_FDIV_CTL0 = 0x004 / 4,
> +    ANALOG_AUDIO_PLL1_FDIV_CTL1 = 0x008 / 4,
> +    ANALOG_AUDIO_PLL1_SSCG_CTRL = 0x00c / 4,
> +    ANALOG_AUDIO_PLL1_MNIT_CTRL = 0x010 / 4,
> +    ANALOG_AUDIO_PLL2_GEN_CTRL = 0x014 / 4,
> +    ANALOG_AUDIO_PLL2_FDIV_CTL0 = 0x018 / 4,
> +    ANALOG_AUDIO_PLL2_FDIV_CTL1 = 0x01c / 4,
> +    ANALOG_AUDIO_PLL2_SSCG_CTRL = 0x020 / 4,
> +    ANALOG_AUDIO_PLL2_MNIT_CTRL = 0x024 / 4,
> +    ANALOG_VIDEO_PLL1_GEN_CTRL = 0x028 / 4,
> +    ANALOG_VIDEO_PLL1_FDIV_CTL0 = 0x02c / 4,
> +    ANALOG_VIDEO_PLL1_FDIV_CTL1 = 0x030 / 4,
> +    ANALOG_VIDEO_PLL1_SSCG_CTRL = 0x034 / 4,
> +    ANALOG_VIDEO_PLL1_MNIT_CTRL = 0x038 / 4,
> +    ANALOG_DRAM_PLL_GEN_CTRL = 0x050 / 4,
> +    ANALOG_DRAM_PLL_FDIV_CTL0 = 0x054 / 4,
> +    ANALOG_DRAM_PLL_FDIV_CTL1 = 0x058 / 4,
> +    ANALOG_DRAM_PLL_SSCG_CTRL = 0x05c / 4,
> +    ANALOG_DRAM_PLL_MNIT_CTRL = 0x060 / 4,
> +    ANALOG_GPU_PLL_GEN_CTRL = 0x064 / 4,
> +    ANALOG_GPU_PLL_FDIV_CTL0 = 0x068 / 4,
> +    ANALOG_GPU_PLL_LOCKD_CTRL = 0x06c / 4,
> +    ANALOG_GPU_PLL_MNIT_CTRL = 0x070 / 4,
> +    ANALOG_VPU_PLL_GEN_CTRL = 0x074 / 4,
> +    ANALOG_VPU_PLL_FDIV_CTL0 = 0x078 / 4,
> +    ANALOG_VPU_PLL_LOCKD_CTRL = 0x07c / 4,
> +    ANALOG_VPU_PLL_MNIT_CTRL = 0x080 / 4,
> +    ANALOG_ARM_PLL_GEN_CTRL = 0x084 / 4,
> +    ANALOG_ARM_PLL_FDIV_CTL0 = 0x088 / 4,
> +    ANALOG_ARM_PLL_LOCKD_CTRL = 0x08c / 4,
> +    ANALOG_ARM_PLL_MNIT_CTRL = 0x090 / 4,
> +    ANALOG_SYS_PLL1_GEN_CTRL = 0x094 / 4,
> +    ANALOG_SYS_PLL1_FDIV_CTL0 = 0x098 / 4,
> +    ANALOG_SYS_PLL1_LOCKD_CTRL = 0x09c / 4,
> +    ANALOG_SYS_PLL1_MNIT_CTRL = 0x100 / 4,
> +    ANALOG_SYS_PLL2_GEN_CTRL = 0x104 / 4,
> +    ANALOG_SYS_PLL2_FDIV_CTL0 = 0x108 / 4,
> +    ANALOG_SYS_PLL2_LOCKD_CTRL = 0x10c / 4,
> +    ANALOG_SYS_PLL2_MNIT_CTRL = 0x110 / 4,
> +    ANALOG_SYS_PLL3_GEN_CTRL = 0x114 / 4,
> +    ANALOG_SYS_PLL3_FDIV_CTL0 = 0x118 / 4,
> +    ANALOG_SYS_PLL3_LOCKD_CTRL = 0x11c / 4,
> +    ANALOG_SYS_PLL3_MNIT_CTRL = 0x120 / 4,
> +    ANALOG_OSC_MISC_CFG = 0x124 / 4,
> +    ANALOG_ANAMIX_PLL_MNIT_CTL = 0x128 / 4,
> +
> +    ANALOG_DIGPROG = 0x800 / 4,
> +    ANALOG_MAX,
> +};
> +
> +enum IMX8MPCCMRegisters {
> +    CCM_MAX = 0xc6fc / sizeof(uint32_t) + 1,
> +};
> +
> +#define TYPE_IMX8MP_CCM "imx8mp.ccm"
> +OBJECT_DECLARE_SIMPLE_TYPE(IMX8MPCCMState, IMX8MP_CCM)
> +
> +struct IMX8MPCCMState {
> +    IMXCCMState parent_obj;
> +
> +    MemoryRegion iomem;
> +
> +    uint32_t ccm[CCM_MAX];
> +};
> +
> +
> +#define TYPE_IMX8MP_ANALOG "imx8mp.analog"
> +OBJECT_DECLARE_SIMPLE_TYPE(IMX8MPAnalogState, IMX8MP_ANALOG)
> +
> +struct IMX8MPAnalogState {
> +    IMXCCMState parent_obj;
> +
> +    struct {
> +        MemoryRegion container;
> +        MemoryRegion analog;
> +    } mmio;
> +
> +    uint32_t analog[ANALOG_MAX];
> +};
> +
> +#endif /* IMX8MP_CCM_H */

This seems to be implementing two separate devices in a single
source file. Generally we prefer one device per file. Is
there a reason they can't be split?

thanks
-- PMM


  reply	other threads:[~2025-01-28 14:36 UTC|newest]

Thread overview: 50+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-01-20 20:37 [PATCH 00/21] Add i.MX 8M Plus EVK machine Bernhard Beschow
2025-01-20 20:37 ` [PATCH 01/21] hw/char/imx_serial: Fix reset value of UFCR register Bernhard Beschow
2025-01-20 20:37 ` [PATCH 02/21] hw/char/imx_serial: Update all state before restarting ageing timer Bernhard Beschow
2025-01-20 20:37 ` [PATCH 03/21] hw/pci-host/designware: Expose MSI IRQ Bernhard Beschow
2025-01-20 20:37 ` [PATCH 04/21] hw/usb/hcd-dwc3: Align global registers size with Linux Bernhard Beschow
2025-01-28 14:21   ` Peter Maydell
2025-01-20 20:37 ` [PATCH 05/21] hw/arm: Add i.MX 8M Plus EVK board Bernhard Beschow
2025-01-28 14:29   ` Peter Maydell
2025-01-28 22:16     ` Bernhard Beschow
2025-01-29 12:17       ` Peter Maydell
2025-01-29 13:04         ` Bernhard Beschow
2025-01-20 20:37 ` [PATCH 06/21] hw/arm/fsl-imx8mp: Implement clock tree Bernhard Beschow
2025-01-28 14:35   ` Peter Maydell [this message]
2025-01-28 21:53     ` Bernhard Beschow
2025-01-20 20:37 ` [PATCH 07/21] hw/arm/fsl-imx8mp: Add SNVS Bernhard Beschow
2025-01-28 14:31   ` Peter Maydell
2025-01-20 20:37 ` [PATCH 08/21] hw/arm/fsl-imx8mp: Add USDHC storage controllers Bernhard Beschow
2025-01-21  2:52   ` BALATON Zoltan
2025-02-03 23:01     ` Bernhard Beschow
2025-01-20 20:37 ` [PATCH 09/21] hw/arm/fsl-imx8mp: Add PCIe support Bernhard Beschow
2025-01-28 14:33   ` Peter Maydell
2025-01-28 22:04     ` Bernhard Beschow
2025-01-29 17:54       ` BALATON Zoltan
2025-02-01 14:45         ` Bernhard Beschow
2025-01-20 20:37 ` [PATCH 10/21] hw/arm/fsl-imx8mp: Add GPIO controllers Bernhard Beschow
2025-01-20 20:37 ` [PATCH 11/21] hw/arm/fsl-imx8mp: Add I2C controllers Bernhard Beschow
2025-01-20 20:37 ` [PATCH 12/21] hw/arm/fsl-imx8mp: Add SPI controllers Bernhard Beschow
2025-01-20 20:37 ` [PATCH 13/21] hw/arm/fsl-imx8mp: Add watchdog support Bernhard Beschow
2025-01-20 20:37 ` [PATCH 14/21] hw/arm/fsl-imx8mp: Implement gneral purpose timers Bernhard Beschow
2025-01-20 20:37 ` [PATCH 15/21] hw/arm/fsl-imx8mp: Add Ethernet controller Bernhard Beschow
2025-01-20 20:37 ` [PATCH 16/21] hw/arm/fsl-imx8mp: Add USB support Bernhard Beschow
2025-01-20 20:37 ` [PATCH 17/21] hw/arm/fsl-imx8mp: Add boot ROM Bernhard Beschow
2025-01-21  3:00   ` BALATON Zoltan
2025-01-21 21:03     ` Bernhard Beschow
2025-01-20 20:37 ` [PATCH 18/21] hw/arm/fsl-imx8mp: Add on-chip RAM Bernhard Beschow
2025-01-20 20:37 ` [PATCH 19/21] hw/rtc: Add Ricoh RS5C372 RTC emulation Bernhard Beschow
2025-01-20 20:37 ` [PATCH 20/21] hw/i2c: Import TCA6416 emulation from Xilinx Bernhard Beschow
2025-01-21  3:07   ` BALATON Zoltan
2025-01-28 22:20     ` Bernhard Beschow
2025-01-30  1:14   ` Corey Minyard
2025-01-30 23:05   ` Philippe Mathieu-Daudé
2025-02-01 15:28     ` Bernhard Beschow
2025-02-02 17:09       ` Philippe Mathieu-Daudé
2025-02-03  5:42         ` Dmitriy Sharikhin
2025-02-04  8:13           ` Bernhard Beschow
2025-02-17 18:06           ` Bernhard Beschow
2025-02-03 22:38         ` Bernhard Beschow
2025-01-20 20:37 ` [PATCH 21/21] hw/gpio/imx_gpio: Don't clear input GPIO values upon reset Bernhard Beschow
2025-01-28 14:33   ` Gustavo Romero
2025-02-03 23:06     ` Bernhard Beschow

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAFEAcA8Ox+CjVVgPWciFOPv748tvCSOHpcQn_ihwCXAvSNnk8Q@mail.gmail.com \
    --to=peter.maydell@linaro.org \
    --cc=alistair@alistair23.me \
    --cc=andrew.smirnov@gmail.com \
    --cc=edgar.iglesias@gmail.com \
    --cc=jcd@tribudubois.net \
    --cc=marcandre.lureau@redhat.com \
    --cc=pbonzini@redhat.com \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=shentey@gmail.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).