From: Peter Maydell <peter.maydell@linaro.org>
To: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Cc: qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH arm-devs v1 03/15] xilinx_spips: Inhibit interrupts in LQSPI mode
Date: Fri, 5 Apr 2013 19:41:51 +0100 [thread overview]
Message-ID: <CAFEAcA8qNZSiUHX9tgzTS25HO4nMKjQ60_OoRAnKJH9rYuOqyQ@mail.gmail.com> (raw)
In-Reply-To: <a227467fd866281a89e1fa73e830a0f5f38438cc.1364962908.git.peter.crosthwaite@xilinx.com>
On 3 April 2013 05:27, Peter Crosthwaite <peter.crosthwaite@xilinx.com> wrote:
> The real hardware does not produce interrupts in LQSPI mode. Inhibit
> generation of interrupts when the LQ_MODE bit is set.
>
> Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
> ---
>
> hw/xilinx_spips.c | 7 ++++++-
> 1 files changed, 6 insertions(+), 1 deletions(-)
>
> diff --git a/hw/xilinx_spips.c b/hw/xilinx_spips.c
> index 261d948..a8691d5 100644
> --- a/hw/xilinx_spips.c
> +++ b/hw/xilinx_spips.c
> @@ -204,6 +204,9 @@ static void xilinx_spips_update_cs_lines(XilinxSPIPS *s)
>
> static void xilinx_spips_update_ixr(XilinxSPIPS *s)
> {
> + if (s->regs[R_LQSPI_CFG] & LQSPI_CFG_LQ_MODE) {
> + return;
> + }
> /* These are set/cleared as they occur */
> s->regs[R_INTR_STATUS] &= (IXR_TX_FIFO_UNDERFLOW | IXR_RX_FIFO_OVERFLOW |
> IXR_TX_FIFO_MODE_FAIL);
> @@ -256,7 +259,9 @@ static void xilinx_spips_flush_txfifo(XilinxSPIPS *s)
> for (i = 0; i < num_effective_busses(s); ++i) {
> if (!i || s->snoop_state == SNOOP_STRIPING) {
> if (fifo8_is_empty(&s->tx_fifo)) {
> - s->regs[R_INTR_STATUS] |= IXR_TX_FIFO_UNDERFLOW;
> + if (!(s->regs[R_LQSPI_CFG] & LQSPI_CFG_LQ_MODE)) {
> + s->regs[R_INTR_STATUS] |= IXR_TX_FIFO_UNDERFLOW;
> + }
> xilinx_spips_update_ixr(s);
> return;
> } else {
How about the OVERFLOW case just below here, or is that a
deliberate omission?
-- PMM
next prev parent reply other threads:[~2013-04-05 18:42 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-04-03 4:27 [Qemu-devel] [PATCH arm-devs v1 00/15] Xilinx SPIPS fixes round 2 Peter Crosthwaite
2013-04-03 4:27 ` [Qemu-devel] [PATCH arm-devs v1 01/15] xilinx_spips: seperate SPI and QSPI as two classes Peter Crosthwaite
2013-04-03 4:27 ` [Qemu-devel] [PATCH arm-devs v1 02/15] xilinx_spips: Make interrupts clear on read Peter Crosthwaite
2013-04-03 4:27 ` [Qemu-devel] [PATCH arm-devs v1 03/15] xilinx_spips: Inhibit interrupts in LQSPI mode Peter Crosthwaite
2013-04-05 18:41 ` Peter Maydell [this message]
2013-04-07 22:52 ` Peter Crosthwaite
2013-04-03 4:32 ` [Qemu-devel] [PATCH arm-devs v1 04/15] xilinx_spips: Add verbose LQSPI debug output Peter Crosthwaite
2013-04-05 18:42 ` Peter Maydell
2013-04-07 22:54 ` Peter Crosthwaite
2013-04-03 4:32 ` [Qemu-devel] [PATCH arm-devs v1 05/15] xilinx_spips: lqspi: Dont trash config register Peter Crosthwaite
2013-04-05 18:46 ` Peter Maydell
2013-04-08 7:26 ` Peter Crosthwaite
2013-04-03 4:32 ` [Qemu-devel] [PATCH arm-devs v1 06/15] xilinx_spips: Fix QSPI FIFO size Peter Crosthwaite
2013-04-05 18:50 ` Peter Maydell
2013-04-08 8:07 ` Peter Crosthwaite
2013-04-03 4:32 ` [Qemu-devel] [PATCH arm-devs v1 07/15] xilinx_spips: Trash LQ page cache on mode change Peter Crosthwaite
2013-04-05 18:53 ` Peter Maydell
2013-04-08 8:19 ` Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 08/15] xilinx_spips: Add automatic start support Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 09/15] xilinx_spips: Implement automatic CS Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 10/15] xilinx_spips: Fix CTRL register RW bits Peter Crosthwaite
2013-04-05 18:57 ` Peter Maydell
2013-04-09 2:23 ` Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 11/15] xilinx_spips: Fix striping behaviour Peter Crosthwaite
2013-04-05 18:59 ` Peter Maydell
2013-04-08 8:21 ` Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 12/15] xilinx_spips: Debug msgs for Snoop state Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 13/15] xilinx_spips: Multiple debug verbosity levels Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 14/15] xilinx_spips: lqspi: Push more data to tx-fifo Peter Crosthwaite
2013-04-03 4:33 ` [Qemu-devel] [PATCH arm-devs v1 15/15] xilinx_spips: lqspi: Fix byte/misaligned access Peter Crosthwaite
2013-04-05 19:01 ` Peter Maydell
2013-04-08 8:23 ` Peter Crosthwaite
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAFEAcA8qNZSiUHX9tgzTS25HO4nMKjQ60_OoRAnKJH9rYuOqyQ@mail.gmail.com \
--to=peter.maydell@linaro.org \
--cc=peter.crosthwaite@xilinx.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).