From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:39282) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1aPCUq-0005iL-0E for qemu-devel@nongnu.org; Fri, 29 Jan 2016 12:06:09 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1aPCUp-0006Tx-8j for qemu-devel@nongnu.org; Fri, 29 Jan 2016 12:06:07 -0500 Received: from mail-vk0-x22a.google.com ([2607:f8b0:400c:c05::22a]:36842) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1aPCUp-0006TW-4v for qemu-devel@nongnu.org; Fri, 29 Jan 2016 12:06:07 -0500 Received: by mail-vk0-x22a.google.com with SMTP id n1so45352830vkb.3 for ; Fri, 29 Jan 2016 09:06:07 -0800 (PST) MIME-Version: 1.0 In-Reply-To: <56AB972A.5010007@gmail.com> References: <1452796451-2946-1-git-send-email-peter.maydell@linaro.org> <1452796451-2946-2-git-send-email-peter.maydell@linaro.org> <56AB972A.5010007@gmail.com> From: Peter Maydell Date: Fri, 29 Jan 2016 17:05:47 +0000 Message-ID: Content-Type: text/plain; charset=UTF-8 Subject: Re: [Qemu-devel] [PATCH 1/8] target-arm: Properly support EL2 and EL3 in arm_el_is_aa64() List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Sergey Fedorov Cc: Patch Tracking , QEMU Developers , qemu-arm , "Edgar E. Iglesias" , Paolo Bonzini , =?UTF-8?B?QWxleCBCZW5uw6ll?= On 29 January 2016 at 16:45, Sergey Fedorov wrote: > On 14.01.2016 21:34, Peter Maydell wrote: >> Support EL2 and EL3 in arm_el_is_aa64() by implementing the >> logic for checking the SCR_EL3 and HCR_EL2 register-width bits >> as appropriate to determine the register width of lower exception >> levels. > > Reviewed-by: Sergey Fedorov Thanks for the review, but this series went into master last week :-) -- PMM