From: Peter Maydell <peter.maydell@linaro.org>
To: Jinjie Ruan <ruanjinjie@huawei.com>
Cc: eduardo@habkost.net, marcel.apfelbaum@gmail.com,
philmd@linaro.org, wangyanan55@huawei.com,
richard.henderson@linaro.org, qemu-devel@nongnu.org,
qemu-arm@nongnu.org
Subject: Re: [PATCH v10 11/23] hw/intc/arm_gicv3: Add external IRQ lines for NMI
Date: Thu, 28 Mar 2024 14:55:41 +0000 [thread overview]
Message-ID: <CAFEAcA912XopYLBo52PEczE8tSp4BPJB-Oxke3OQRW_X-Wrh2g@mail.gmail.com> (raw)
In-Reply-To: <20240325084854.3010562-12-ruanjinjie@huawei.com>
On Mon, 25 Mar 2024 at 08:52, Jinjie Ruan <ruanjinjie@huawei.com> wrote:
>
> Augment the GICv3's QOM device interface by adding one
> new set of sysbus IRQ line, to signal NMI to each CPU.
>
> Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> ---
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
thanks
-- PMM
next prev parent reply other threads:[~2024-03-28 14:56 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-25 8:48 [PATCH v10 00/23] target/arm: Implement FEAT_NMI and FEAT_GICv3_NMI Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 01/23] target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NMI Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 02/23] target/arm: Add PSTATE.ALLINT Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 03/23] target/arm: Add support for FEAT_NMI, Non-maskable Interrupt Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 04/23] target/arm: Implement ALLINT MSR (immediate) Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 05/23] target/arm: Support MSR access to ALLINT Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 06/23] target/arm: Add support for Non-maskable Interrupt Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 07/23] target/arm: Add support for NMI in arm_phys_excp_target_el() Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 08/23] target/arm: Handle IS/FS in ISR_EL1 for NMI, VINMI and VFNMI Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 09/23] target/arm: Handle PSTATE.ALLINT on taking an exception Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 10/23] hw/arm/virt: Wire NMI and VINMI irq lines from GIC to CPU Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 11/23] hw/intc/arm_gicv3: Add external IRQ lines for NMI Jinjie Ruan via
2024-03-28 14:55 ` Peter Maydell [this message]
2024-03-25 8:48 ` [PATCH v10 12/23] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64() Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 13/23] hw/intc: Enable FEAT_GICv3_NMI Feature Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 14/23] hw/intc/arm_gicv3: Add irq non-maskable property Jinjie Ruan via
2024-03-28 14:54 ` Peter Maydell
2024-03-30 1:42 ` Jinjie Ruan via
2024-03-30 14:45 ` Peter Maydell
2024-03-25 8:48 ` [PATCH v10 15/23] hw/intc/arm_gicv3_redist: Implement GICR_INMIR0 Jinjie Ruan via
2024-03-28 14:56 ` Peter Maydell
2024-03-25 8:48 ` [PATCH v10 16/23] hw/intc/arm_gicv3: Implement GICD_INMIR Jinjie Ruan via
2024-03-28 14:57 ` Peter Maydell
2024-03-25 8:48 ` [PATCH v10 17/23] hw/intc/arm_gicv3: Add NMI handling CPU interface registers Jinjie Ruan via
2024-03-28 14:50 ` Peter Maydell
2024-03-30 2:44 ` Jinjie Ruan via
2024-03-30 14:48 ` Peter Maydell
2024-03-25 8:48 ` [PATCH v10 18/23] hw/intc/arm_gicv3: Handle icv_nmiar1_read() for icc_nmiar1_read() Jinjie Ruan via
2024-03-28 19:27 ` Peter Maydell
2024-03-25 8:48 ` [PATCH v10 19/23] hw/intc/arm_gicv3: Implement NMI interrupt prioirty Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 20/23] hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update() Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 21/23] hw/intc/arm_gicv3: Report the VINMI interrupt Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 22/23] target/arm: Add FEAT_NMI to max Jinjie Ruan via
2024-03-25 8:48 ` [PATCH v10 23/23] hw/arm/virt: Add FEAT_GICv3_NMI feature support in virt GIC Jinjie Ruan via
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAFEAcA912XopYLBo52PEczE8tSp4BPJB-Oxke3OQRW_X-Wrh2g@mail.gmail.com \
--to=peter.maydell@linaro.org \
--cc=eduardo@habkost.net \
--cc=marcel.apfelbaum@gmail.com \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=ruanjinjie@huawei.com \
--cc=wangyanan55@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).