From: Peter Maydell <peter.maydell@linaro.org>
To: Jinjie Ruan <ruanjinjie@huawei.com>
Cc: eduardo@habkost.net, marcel.apfelbaum@gmail.com,
philmd@linaro.org, wangyanan55@huawei.com,
richard.henderson@linaro.org, qemu-devel@nongnu.org,
qemu-arm@nongnu.org
Subject: Re: [PATCH v11 22/23] target/arm: Add FEAT_NMI to max
Date: Tue, 2 Apr 2024 17:18:13 +0100 [thread overview]
Message-ID: <CAFEAcA92Vsxot7kgVK5VDZ-H6di11LUOZJoX8kfG6-kRONgV2w@mail.gmail.com> (raw)
In-Reply-To: <20240330103128.3185962-23-ruanjinjie@huawei.com>
On Sat, 30 Mar 2024 at 10:34, Jinjie Ruan <ruanjinjie@huawei.com> wrote:
>
> Enable FEAT_NMI on the 'max' CPU.
>
> Signed-off-by: Jinjie Ruan <ruanjinjie@huawei.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
thanks
-- PMM
next prev parent reply other threads:[~2024-04-02 16:18 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-30 10:31 [PATCH v11 00/23] target/arm: Implement FEAT_NMI and FEAT_GICv3_NMI Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 01/23] target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NMI Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 02/23] target/arm: Add PSTATE.ALLINT Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 03/23] target/arm: Add support for FEAT_NMI, Non-maskable Interrupt Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 04/23] target/arm: Implement ALLINT MSR (immediate) Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 05/23] target/arm: Support MSR access to ALLINT Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 06/23] target/arm: Add support for Non-maskable Interrupt Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 07/23] target/arm: Add support for NMI in arm_phys_excp_target_el() Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 08/23] target/arm: Handle IS/FS in ISR_EL1 for NMI, VINMI and VFNMI Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 09/23] target/arm: Handle PSTATE.ALLINT on taking an exception Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 10/23] hw/arm/virt: Wire NMI and VINMI irq lines from GIC to CPU Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 11/23] hw/intc/arm_gicv3: Add external IRQ lines for NMI Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 12/23] target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64() Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 13/23] hw/intc: Enable FEAT_GICv3_NMI Feature Jinjie Ruan via
2024-04-02 16:25 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 14/23] hw/intc/arm_gicv3: Add irq non-maskable property Jinjie Ruan via
2024-04-02 16:20 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 15/23] hw/intc/arm_gicv3_redist: Implement GICR_INMIR0 Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 16/23] hw/intc/arm_gicv3: Implement GICD_INMIR Jinjie Ruan via
2024-03-30 10:31 ` [PATCH v11 17/23] hw/intc/arm_gicv3: Add NMI handling CPU interface registers Jinjie Ruan via
2024-04-02 16:05 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 18/23] hw/intc/arm_gicv3: Handle icv_nmiar1_read() for icc_nmiar1_read() Jinjie Ruan via
2024-04-02 16:12 ` Peter Maydell
2024-04-03 2:21 ` Jinjie Ruan via
2024-04-03 3:16 ` Jinjie Ruan via
2024-04-03 11:49 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 19/23] hw/intc/arm_gicv3: Implement NMI interrupt prioirty Jinjie Ruan via
2024-04-02 16:16 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 20/23] hw/intc/arm_gicv3: Report the NMI interrupt in gicv3_cpuif_update() Jinjie Ruan via
2024-04-02 16:16 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 21/23] hw/intc/arm_gicv3: Report the VINMI interrupt Jinjie Ruan via
2024-04-02 16:17 ` Peter Maydell
2024-03-30 10:31 ` [PATCH v11 22/23] target/arm: Add FEAT_NMI to max Jinjie Ruan via
2024-04-02 16:18 ` Peter Maydell [this message]
2024-03-30 10:31 ` [PATCH v11 23/23] hw/arm/virt: Add FEAT_GICv3_NMI feature support in virt GIC Jinjie Ruan via
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAFEAcA92Vsxot7kgVK5VDZ-H6di11LUOZJoX8kfG6-kRONgV2w@mail.gmail.com \
--to=peter.maydell@linaro.org \
--cc=eduardo@habkost.net \
--cc=marcel.apfelbaum@gmail.com \
--cc=philmd@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=ruanjinjie@huawei.com \
--cc=wangyanan55@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).