From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:33042)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1Wio6J-0007Zm-7x
	for qemu-devel@nongnu.org; Fri, 09 May 2014 12:56:51 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1Wio6D-0003Ra-SU
	for qemu-devel@nongnu.org; Fri, 09 May 2014 12:56:47 -0400
Received: from mail-la0-f42.google.com ([209.85.215.42]:58460)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1Wio6D-0003RV-LK
	for qemu-devel@nongnu.org; Fri, 09 May 2014 12:56:41 -0400
Received: by mail-la0-f42.google.com with SMTP id el20so72392lab.15
	for <qemu-devel@nongnu.org>; Fri, 09 May 2014 09:56:40 -0700 (PDT)
MIME-Version: 1.0
In-Reply-To: <ab75d5f22ac2ef1bc160e3de99101b50b314bb66.1399532194.git.peter.crosthwaite@xilinx.com>
References: <cover.1399532194.git.peter.crosthwaite@xilinx.com>
	<ab75d5f22ac2ef1bc160e3de99101b50b314bb66.1399532194.git.peter.crosthwaite@xilinx.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Fri, 9 May 2014 17:56:20 +0100
Message-ID: <CAFEAcA_-EU+e5vL0RMSW8qd8ANb_5HtU8sXRpgkkG8hT_cV_uw@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Subject: Re: [Qemu-devel] [PATCH v3 2/2] ssi: Name the CS GPIO.
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Cc: Edgar Iglesias <edgari@xilinx.com>, alistai@xilinx.com, QEMU Developers <qemu-devel@nongnu.org>, =?UTF-8?Q?Andreas_F=C3=A4rber?= <afaerber@suse.de>

On 8 May 2014 07:59, Peter Crosthwaite <peter.crosthwaite@xilinx.com> wrote:
> To get it out of the default GPIO list. This allows child devices to
> use the un-named GPIO namespace without having to be SSI aware. That
> is, there is no more need for machines to know about the obscure
> policy where GPIO 0 is the SSI chip-select and GPIO 1..N are the
> concrete class GPIOs (defined locally as 0..N-1).
>
> This is most notable is stellaris, which uses a device which has both
> SSI and concrete level GPIOs.
>
> Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

-- PMM