From: Peter Maydell <peter.maydell@linaro.org>
To: Andrew Jeffery <andrew@aj.id.au>
Cc: "Cédric Le Goater" <clg@kaod.org>,
"Joel Stanley" <joel@jms.id.au>,
"QEMU Developers" <qemu-devel@nongnu.org>,
qemu-arm <qemu-arm@nongnu.org>
Subject: Re: [Qemu-devel] [PATCH v3 0/3] Add ASPEED SCU device
Date: Mon, 27 Jun 2016 14:47:07 +0100 [thread overview]
Message-ID: <CAFEAcA_O_vPM=97KYWDcmsT8SeHBrcoi6JsEnp2J0mjEptZJ2A@mail.gmail.com> (raw)
In-Reply-To: <1466744305-23163-1-git-send-email-andrew@aj.id.au>
On 24 June 2016 at 05:58, Andrew Jeffery <andrew@aj.id.au> wrote:
> Hi all,
>
> These are three patches implementing minimal functionality for the ASPEED System
> Control Unit device and integrating it into the AST2400 SoC model/palmetto-bmc
> machine. The device is critical for initialisation of u-boot and the kernel as
> it provides chip level control registers, influencing the configuration of the
> software and the software's configuration of the SoC.
>
> Since v2:
>
> * Fix mixing of offsets and register indexes
> * Sanity check device property values
> * SoC actually initialises the silicon revision
>
> Since v1:
>
> * Select reset values based on silicon revision
> * Expose hardware strapping values via properties
>
> Andrew Jeffery (3):
> hw/misc: Add a model for the ASPEED System Control Unit
> ast2400: Integrate the SCU model and set silicon revision
> palmetto-bmc: Configure the SCU's hardware strapping register
Applied to target-arm.next, thanks.
-- PMM
next prev parent reply other threads:[~2016-06-27 13:47 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-24 4:58 [Qemu-devel] [PATCH v3 0/3] Add ASPEED SCU device Andrew Jeffery
2016-06-24 4:58 ` [Qemu-devel] [PATCH v3 1/3] hw/misc: Add a model for the ASPEED System Control Unit Andrew Jeffery
2016-06-27 13:42 ` Peter Maydell
2016-06-27 14:01 ` Andrew Jeffery
2016-06-24 4:58 ` [Qemu-devel] [PATCH v3 2/3] ast2400: Integrate the SCU model and set silicon revision Andrew Jeffery
2016-06-24 4:58 ` [Qemu-devel] [PATCH v3 3/3] palmetto-bmc: Configure the SCU's hardware strapping register Andrew Jeffery
2016-06-24 10:53 ` Cédric Le Goater
2016-06-27 13:47 ` Peter Maydell [this message]
2016-06-27 14:13 ` [Qemu-devel] [PATCH v3 0/3] Add ASPEED SCU device Andrew Jeffery
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAFEAcA_O_vPM=97KYWDcmsT8SeHBrcoi6JsEnp2J0mjEptZJ2A@mail.gmail.com' \
--to=peter.maydell@linaro.org \
--cc=andrew@aj.id.au \
--cc=clg@kaod.org \
--cc=joel@jms.id.au \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).