From: Peter Maydell <peter.maydell@linaro.org>
To: Richard Henderson <richard.henderson@linaro.org>
Cc: David Spickett <david.spickett@linaro.org>,
qemu-arm <qemu-arm@nongnu.org>,
QEMU Developers <qemu-devel@nongnu.org>,
Stephen Long <steplong@quicinc.com>
Subject: Re: [PATCH v9 44/46] target/arm: Add allocation tag storage for system mode
Date: Fri, 26 Jun 2020 14:23:26 +0100 [thread overview]
Message-ID: <CAFEAcA_tLoy8=ZJhmZhsHyCpRNBKOV1JG8ZJBhJHi6mMQ63AMQ@mail.gmail.com> (raw)
In-Reply-To: <20200626033144.790098-45-richard.henderson@linaro.org>
On Fri, 26 Jun 2020 at 04:32, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Look up the physical address for the given virtual address,
> convert that to a tag physical address, and finally return
> the host address that backs it.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
thanks
-- PMM
next prev parent reply other threads:[~2020-06-26 13:24 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-06-26 3:30 [PATCH v9 00/46] target/arm: Implement ARMv8.5-MemTag, system mode Richard Henderson
2020-06-26 3:30 ` [PATCH v9 01/46] target/arm: Add isar tests for mte Richard Henderson
2020-06-26 3:31 ` [PATCH v9 02/46] target/arm: Improve masking of SCR RES0 bits Richard Henderson
2020-06-26 3:31 ` [PATCH v9 03/46] target/arm: Add support for MTE to SCTLR_ELx Richard Henderson
2020-06-26 3:31 ` [PATCH v9 04/46] target/arm: Add support for MTE to HCR_EL2 and SCR_EL3 Richard Henderson
2020-06-26 3:31 ` [PATCH v9 05/46] target/arm: Rename DISAS_UPDATE to DISAS_UPDATE_EXIT Richard Henderson
2020-06-26 3:31 ` [PATCH v9 06/46] target/arm: Add DISAS_UPDATE_NOCHAIN Richard Henderson
2020-06-26 3:31 ` [PATCH v9 07/46] target/arm: Add MTE system registers Richard Henderson
2020-06-26 3:31 ` [PATCH v9 08/46] target/arm: Add MTE bits to tb_flags Richard Henderson
2020-06-26 3:31 ` [PATCH v9 09/46] target/arm: Implement the IRG instruction Richard Henderson
2020-06-26 3:31 ` [PATCH v9 10/46] target/arm: Revise decoding for disas_add_sub_imm Richard Henderson
2020-06-26 3:31 ` [PATCH v9 11/46] target/arm: Implement the ADDG, SUBG instructions Richard Henderson
2020-06-26 3:31 ` [PATCH v9 12/46] target/arm: Implement the GMI instruction Richard Henderson
2020-06-26 3:31 ` [PATCH v9 13/46] target/arm: Implement the SUBP instruction Richard Henderson
2020-06-26 3:31 ` [PATCH v9 14/46] target/arm: Define arm_cpu_do_unaligned_access for user-only Richard Henderson
2020-06-26 3:31 ` [PATCH v9 15/46] target/arm: Implement LDG, STG, ST2G instructions Richard Henderson
2020-06-26 3:31 ` [PATCH v9 16/46] target/arm: Implement the STGP instruction Richard Henderson
2020-06-26 3:31 ` [PATCH v9 17/46] target/arm: Restrict the values of DCZID.BS under TCG Richard Henderson
2020-06-26 3:31 ` [PATCH v9 18/46] target/arm: Simplify DC_ZVA Richard Henderson
2020-06-26 3:31 ` [PATCH v9 19/46] target/arm: Implement the LDGM, STGM, STZGM instructions Richard Henderson
2020-06-26 3:31 ` [PATCH v9 20/46] target/arm: Implement the access tag cache flushes Richard Henderson
2020-06-26 3:31 ` [PATCH v9 21/46] target/arm: Move regime_el to internals.h Richard Henderson
2020-06-26 3:31 ` [PATCH v9 22/46] target/arm: Move regime_tcr " Richard Henderson
2020-06-26 3:31 ` [PATCH v9 23/46] target/arm: Add gen_mte_check1 Richard Henderson
2020-06-26 3:31 ` [PATCH v9 24/46] target/arm: Add gen_mte_checkN Richard Henderson
2020-06-26 3:31 ` [PATCH v9 25/46] target/arm: Implement helper_mte_check1 Richard Henderson
2020-06-26 3:31 ` [PATCH v9 26/46] target/arm: Implement helper_mte_checkN Richard Henderson
2020-06-26 3:31 ` [PATCH v9 27/46] target/arm: Add helper_mte_check_zva Richard Henderson
2020-06-26 3:31 ` [PATCH v9 28/46] target/arm: Use mte_checkN for sve unpredicated loads Richard Henderson
2020-06-26 3:31 ` [PATCH v9 29/46] target/arm: Use mte_checkN for sve unpredicated stores Richard Henderson
2020-06-26 3:31 ` [PATCH v9 30/46] target/arm: Use mte_check1 for sve LD1R Richard Henderson
2020-06-26 3:31 ` [PATCH v9 31/46] target/arm: Tidy trans_LD1R_zpri Richard Henderson
2020-06-26 3:31 ` [PATCH v9 32/46] target/arm: Add arm_tlb_bti_gp Richard Henderson
2020-06-26 3:31 ` [PATCH v9 33/46] target/arm: Add mte helpers for sve scalar + int loads Richard Henderson
2020-06-26 3:31 ` [PATCH v9 34/46] target/arm: Add mte helpers for sve scalar + int stores Richard Henderson
2020-06-26 3:31 ` [PATCH v9 35/46] target/arm: Add mte helpers for sve scalar + int ff/nf loads Richard Henderson
2020-06-26 3:31 ` [PATCH v9 36/46] target/arm: Handle TBI for sve scalar + int memory ops Richard Henderson
2020-06-26 3:31 ` [PATCH v9 37/46] target/arm: Add mte helpers for sve scatter/gather " Richard Henderson
2020-06-26 3:31 ` [PATCH v9 38/46] target/arm: Complete TBI clearing for user-only for SVE Richard Henderson
2020-06-26 3:31 ` [PATCH v9 39/46] target/arm: Implement data cache set allocation tags Richard Henderson
2020-06-26 3:31 ` [PATCH v9 40/46] target/arm: Set PSTATE.TCO on exception entry Richard Henderson
2020-06-26 3:31 ` [PATCH v9 41/46] target/arm: Always pass cacheattr to get_phys_addr Richard Henderson
2020-06-26 3:31 ` [PATCH v9 42/46] target/arm: Cache the Tagged bit for a page in MemTxAttrs Richard Henderson
2020-06-26 3:31 ` [PATCH v9 43/46] target/arm: Create tagged ram when MTE is enabled Richard Henderson
2020-06-26 13:13 ` Peter Maydell
2020-06-26 3:31 ` [PATCH v9 44/46] target/arm: Add allocation tag storage for system mode Richard Henderson
2020-06-26 13:23 ` Peter Maydell [this message]
2020-06-26 3:31 ` [PATCH v9 45/46] target/arm: Enable MTE Richard Henderson
2020-06-26 3:31 ` [PATCH v9 46/46] target/arm: Add arm,armv8.5-memtag to dtb Richard Henderson
2020-06-26 13:28 ` Peter Maydell
2020-06-26 3:35 ` [PATCH v9 00/46] target/arm: Implement ARMv8.5-MemTag, system mode Richard Henderson
2020-06-26 4:50 ` no-reply
2020-06-26 5:07 ` no-reply
2020-06-26 5:25 ` no-reply
2020-06-26 15:14 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAFEAcA_tLoy8=ZJhmZhsHyCpRNBKOV1JG8ZJBhJHi6mMQ63AMQ@mail.gmail.com' \
--to=peter.maydell@linaro.org \
--cc=david.spickett@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=steplong@quicinc.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).