From: Alistair Francis <alistair23@gmail.com>
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
alistair.francis@wdc.com, bmeng@tinylab.org,
liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com,
palmer@rivosinc.com, richard.henderson@linaro.org,
max.chou@sifive.com, Ivan Klokov <ivan.klokov@syntacore.com>
Subject: Re: [PATCH v6 8/9] target/riscv: Clear vstart_qe_zero flag
Date: Wed, 6 Mar 2024 11:38:59 +1000 [thread overview]
Message-ID: <CAKmqyKMSawmuKxRFZB+TNYJbkVCedLW+Hzu_QViQc9gMdaV1Kg@mail.gmail.com> (raw)
In-Reply-To: <20240221213140.365232-9-dbarboza@ventanamicro.com>
On Thu, Feb 22, 2024 at 7:34 AM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
> From: Ivan Klokov <ivan.klokov@syntacore.com>
>
> The vstart_qe_zero flag is set at the beginning of the translation
> phase from the env->vstart variable. During the execution phase all
> functions will set env->vstart = 0 after a successful execution,
> but the vstart_eq_zero flag remains the same as at the start of the
> block. This will wrongly cause SIGILLs in translations that requires
> env->vstart = 0 and might be reading vstart_eq_zero = false.
>
> This patch adds a new finalize_rvv_inst() helper that is called at the
> end of each vector instruction that will both update vstart_eq_zero and
> do a mark_vs_dirty().
>
> Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1976
> Signed-off-by: Ivan Klokov <ivan.klokov@syntacore.com>
> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> target/riscv/insn_trans/trans_rvbf16.c.inc | 6 +-
> target/riscv/insn_trans/trans_rvv.c.inc | 78 ++++++++++++----------
> target/riscv/insn_trans/trans_rvvk.c.inc | 12 ++--
> target/riscv/translate.c | 6 ++
> 4 files changed, 56 insertions(+), 46 deletions(-)
>
> diff --git a/target/riscv/insn_trans/trans_rvbf16.c.inc b/target/riscv/insn_trans/trans_rvbf16.c.inc
> index a842e76a6b..0a9cd1ec31 100644
> --- a/target/riscv/insn_trans/trans_rvbf16.c.inc
> +++ b/target/riscv/insn_trans/trans_rvbf16.c.inc
> @@ -83,7 +83,7 @@ static bool trans_vfncvtbf16_f_f_w(DisasContext *ctx, arg_vfncvtbf16_f_f_w *a)
> ctx->cfg_ptr->vlenb,
> ctx->cfg_ptr->vlenb, data,
> gen_helper_vfncvtbf16_f_f_w);
> - mark_vs_dirty(ctx);
> + finalize_rvv_inst(ctx);
> return true;
> }
> return false;
> @@ -108,7 +108,7 @@ static bool trans_vfwcvtbf16_f_f_v(DisasContext *ctx, arg_vfwcvtbf16_f_f_v *a)
> ctx->cfg_ptr->vlenb,
> ctx->cfg_ptr->vlenb, data,
> gen_helper_vfwcvtbf16_f_f_v);
> - mark_vs_dirty(ctx);
> + finalize_rvv_inst(ctx);
> return true;
> }
> return false;
> @@ -135,7 +135,7 @@ static bool trans_vfwmaccbf16_vv(DisasContext *ctx, arg_vfwmaccbf16_vv *a)
> ctx->cfg_ptr->vlenb,
> ctx->cfg_ptr->vlenb, data,
> gen_helper_vfwmaccbf16_vv);
> - mark_vs_dirty(ctx);
> + finalize_rvv_inst(ctx);
> return true;
> }
> return false;
> diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_trans/trans_rvv.c.inc
> index db08efa278..1933a6f5c2 100644
> --- a/target/riscv/insn_trans/trans_rvv.c.inc
> +++ b/target/riscv/insn_trans/trans_rvv.c.inc
> @@ -167,7 +167,7 @@ static bool do_vsetvl(DisasContext *s, int rd, int rs1, TCGv s2)
>
> gen_helper_vsetvl(dst, tcg_env, s1, s2);
> gen_set_gpr(s, rd, dst);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
>
> gen_update_pc(s, s->cur_insn_len);
> lookup_and_goto_ptr(s);
> @@ -187,7 +187,7 @@ static bool do_vsetivli(DisasContext *s, int rd, TCGv s1, TCGv s2)
>
> gen_helper_vsetvl(dst, tcg_env, s1, s2);
> gen_set_gpr(s, rd, dst);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> gen_update_pc(s, s->cur_insn_len);
> lookup_and_goto_ptr(s);
> s->base.is_jmp = DISAS_NORETURN;
> @@ -636,6 +636,7 @@ static bool ldst_us_trans(uint32_t vd, uint32_t rs1, uint32_t data,
>
> fn(dest, mask, base, tcg_env, desc);
>
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -791,6 +792,7 @@ static bool ldst_stride_trans(uint32_t vd, uint32_t rs1, uint32_t rs2,
>
> fn(dest, mask, base, stride, tcg_env, desc);
>
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -892,6 +894,7 @@ static bool ldst_index_trans(uint32_t vd, uint32_t rs1, uint32_t vs2,
>
> fn(dest, mask, base, index, tcg_env, desc);
>
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1022,7 +1025,7 @@ static bool ldff_trans(uint32_t vd, uint32_t rs1, uint32_t data,
>
> fn(dest, mask, base, tcg_env, desc);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1079,6 +1082,7 @@ static bool ldst_whole_trans(uint32_t vd, uint32_t rs1, uint32_t nf,
>
> fn(dest, base, tcg_env, desc);
>
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1168,7 +1172,7 @@ do_opivv_gvec(DisasContext *s, arg_rmrr *a, GVecGen3Fn *gvec_fn,
> tcg_env, s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data, fn);
> }
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1219,7 +1223,7 @@ static bool opivx_trans(uint32_t vd, uint32_t rs1, uint32_t vs2, uint32_t vm,
>
> fn(dest, mask, src1, src2, tcg_env, desc);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1244,7 +1248,7 @@ do_opivx_gvec(DisasContext *s, arg_rmrr *a, GVecGen2sFn *gvec_fn,
> gvec_fn(s->sew, vreg_ofs(s, a->rd), vreg_ofs(s, a->rs2),
> src1, MAXSZ(s), MAXSZ(s));
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return opivx_trans(a->rd, a->rs1, a->rs2, a->vm, fn, s);
> @@ -1377,7 +1381,7 @@ static bool opivi_trans(uint32_t vd, uint32_t imm, uint32_t vs2, uint32_t vm,
>
> fn(dest, mask, src1, src2, tcg_env, desc);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1391,7 +1395,7 @@ do_opivi_gvec(DisasContext *s, arg_rmrr *a, GVecGen2iFn *gvec_fn,
> if (a->vm && s->vl_eq_vlmax && !(s->vta && s->lmul < 0)) {
> gvec_fn(s->sew, vreg_ofs(s, a->rd), vreg_ofs(s, a->rs2),
> extract_imm(s, a->rs1, imm_mode), MAXSZ(s), MAXSZ(s));
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return opivi_trans(a->rd, a->rs1, a->rs2, a->vm, fn, s, imm_mode);
> @@ -1450,7 +1454,7 @@ static bool do_opivv_widen(DisasContext *s, arg_rmrr *a,
> tcg_env, s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb,
> data, fn);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -1522,7 +1526,7 @@ static bool do_opiwv_widen(DisasContext *s, arg_rmrr *a,
> vreg_ofs(s, a->rs2),
> tcg_env, s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data, fn);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -1590,7 +1594,7 @@ static bool opivv_trans(uint32_t vd, uint32_t vs1, uint32_t vs2, uint32_t vm,
> tcg_gen_gvec_4_ptr(vreg_ofs(s, vd), vreg_ofs(s, 0), vreg_ofs(s, vs1),
> vreg_ofs(s, vs2), tcg_env, s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data, fn);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -1723,7 +1727,7 @@ do_opivx_gvec_shift(DisasContext *s, arg_rmrr *a, GVecGen2sFn32 *gvec_fn,
> gvec_fn(s->sew, vreg_ofs(s, a->rd), vreg_ofs(s, a->rs2),
> src1, MAXSZ(s), MAXSZ(s));
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return opivx_trans(a->rd, a->rs1, a->rs2, a->vm, fn, s);
> @@ -1780,7 +1784,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmrr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -1983,7 +1987,7 @@ static bool trans_vmv_v_v(DisasContext *s, arg_vmv_v_v *a)
> s->cfg_ptr->vlenb, data,
> fns[s->sew]);
> }
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -2028,7 +2032,7 @@ static bool trans_vmv_v_x(DisasContext *s, arg_vmv_v_x *a)
> fns[s->sew](dest, s1_i64, tcg_env, desc);
> }
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -2062,7 +2066,7 @@ static bool trans_vmv_v_i(DisasContext *s, arg_vmv_v_i *a)
> tcg_gen_addi_ptr(dest, tcg_env, vreg_ofs(s, a->rd));
> fns[s->sew](dest, s1, tcg_env, desc);
> }
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -2210,7 +2214,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmrr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew - 1]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2244,7 +2248,7 @@ static bool opfvf_trans(uint32_t vd, uint32_t rs1, uint32_t vs2,
>
> fn(dest, mask, t1, src2, tcg_env, desc);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> @@ -2319,7 +2323,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmrr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew - 1]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2390,7 +2394,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmrr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew - 1]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2502,7 +2506,7 @@ static bool do_opfv(DisasContext *s, arg_rmr *a,
> vreg_ofs(s, a->rs2), tcg_env,
> s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data, fn);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -2612,7 +2616,7 @@ static bool trans_vfmv_v_f(DisasContext *s, arg_vfmv_v_f *a)
>
> fns[s->sew - 1](dest, t1, tcg_env, desc);
> }
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -2684,7 +2688,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew - 1]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2732,7 +2736,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2796,7 +2800,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew - 1]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2842,7 +2846,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmr *a) \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, \
> fns[s->sew]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -2928,7 +2932,7 @@ static bool trans_##NAME(DisasContext *s, arg_r *a) \
> vreg_ofs(s, a->rs2), tcg_env, \
> s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, data, fn); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -3027,7 +3031,7 @@ static bool trans_##NAME(DisasContext *s, arg_rmr *a) \
> tcg_env, s->cfg_ptr->vlenb, \
> s->cfg_ptr->vlenb, \
> data, fn); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -3066,7 +3070,7 @@ static bool trans_viota_m(DisasContext *s, arg_viota_m *a)
> vreg_ofs(s, a->rs2), tcg_env,
> s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data, fns[s->sew]);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -3093,7 +3097,7 @@ static bool trans_vid_v(DisasContext *s, arg_vid_v *a)
> tcg_env, s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb,
> data, fns[s->sew]);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -3272,7 +3276,7 @@ static bool trans_vmv_s_x(DisasContext *s, arg_vmv_s_x *a)
> s1 = get_gpr(s, a->rs1, EXT_NONE);
> tcg_gen_ext_tl_i64(t1, s1);
> vec_element_storei(s, a->rd, 0, t1);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -3320,7 +3324,7 @@ static bool trans_vfmv_s_f(DisasContext *s, arg_vfmv_s_f *a)
> do_nanbox(s, t1, cpu_fpr[a->rs1]);
>
> vec_element_storei(s, a->rd, 0, t1);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -3426,7 +3430,7 @@ static bool trans_vrgather_vx(DisasContext *s, arg_rmrr *a)
>
> tcg_gen_gvec_dup_i64(s->sew, vreg_ofs(s, a->rd),
> MAXSZ(s), MAXSZ(s), dest);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> } else {
> static gen_helper_opivx * const fns[4] = {
> gen_helper_vrgather_vx_b, gen_helper_vrgather_vx_h,
> @@ -3454,7 +3458,7 @@ static bool trans_vrgather_vi(DisasContext *s, arg_rmrr *a)
> endian_ofs(s, a->rs2, a->rs1),
> MAXSZ(s), MAXSZ(s));
> }
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> } else {
> static gen_helper_opivx * const fns[4] = {
> gen_helper_vrgather_vx_b, gen_helper_vrgather_vx_h,
> @@ -3499,7 +3503,7 @@ static bool trans_vcompress_vm(DisasContext *s, arg_r *a)
> tcg_env, s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data,
> fns[s->sew]);
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -3524,7 +3528,7 @@ static bool trans_##NAME(DisasContext *s, arg_##NAME * a) \
> tcg_gen_gvec_2_ptr(vreg_ofs(s, a->rd), vreg_ofs(s, a->rs2), \
> tcg_env, maxsz, maxsz, 0, gen_helper_vmvr_v); \
> } \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -3595,7 +3599,7 @@ static bool int_ext_op(DisasContext *s, arg_rmr *a, uint8_t seq)
> s->cfg_ptr->vlenb,
> s->cfg_ptr->vlenb, data, fn);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
>
> diff --git a/target/riscv/insn_trans/trans_rvvk.c.inc b/target/riscv/insn_trans/trans_rvvk.c.inc
> index 6d640e4596..ae1f40174a 100644
> --- a/target/riscv/insn_trans/trans_rvvk.c.inc
> +++ b/target/riscv/insn_trans/trans_rvvk.c.inc
> @@ -174,7 +174,7 @@ GEN_OPIVX_GVEC_TRANS_CHECK(vandn_vx, andcs, zvkb_vx_check)
> vreg_ofs(s, a->rs2), tcg_env, \
> s->cfg_ptr->vlenb, s->cfg_ptr->vlenb, \
> data, fns[s->sew]); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -266,7 +266,7 @@ GEN_OPIVI_WIDEN_TRANS(vwsll_vi, IMM_ZX, vwsll_vx, vwsll_vx_check)
> tcg_gen_addi_ptr(rd_v, tcg_env, vreg_ofs(s, a->rd)); \
> tcg_gen_addi_ptr(rs2_v, tcg_env, vreg_ofs(s, a->rs2)); \
> gen_helper_##NAME(rd_v, rs2_v, tcg_env, desc); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -341,7 +341,7 @@ GEN_V_UNMASKED_TRANS(vaesem_vs, vaes_check_vs, ZVKNED_EGS)
> tcg_gen_addi_ptr(rd_v, tcg_env, vreg_ofs(s, a->rd)); \
> tcg_gen_addi_ptr(rs2_v, tcg_env, vreg_ofs(s, a->rs2)); \
> gen_helper_##NAME(rd_v, rs2_v, uimm_v, tcg_env, desc); \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -405,7 +405,7 @@ GEN_VI_UNMASKED_TRANS(vaeskf2_vi, vaeskf2_check, ZVKNED_EGS)
> s->cfg_ptr->vlenb, s->cfg_ptr->vlenb, \
> data, gen_helper_##NAME); \
> \
> - mark_vs_dirty(s); \
> + finalize_rvv_inst(s); \
> return true; \
> } \
> return false; \
> @@ -457,7 +457,7 @@ static bool trans_vsha2cl_vv(DisasContext *s, arg_rmrr *a)
> s->sew == MO_32 ?
> gen_helper_vsha2cl32_vv : gen_helper_vsha2cl64_vv);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> @@ -488,7 +488,7 @@ static bool trans_vsha2ch_vv(DisasContext *s, arg_rmrr *a)
> s->sew == MO_32 ?
> gen_helper_vsha2ch32_vv : gen_helper_vsha2ch64_vv);
>
> - mark_vs_dirty(s);
> + finalize_rvv_inst(s);
> return true;
> }
> return false;
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index 3040f5e0e4..6b107186de 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -674,6 +674,12 @@ static void mark_vs_dirty(DisasContext *ctx)
> static inline void mark_vs_dirty(DisasContext *ctx) { }
> #endif
>
> +static void finalize_rvv_inst(DisasContext *ctx)
> +{
> + mark_vs_dirty(ctx);
> + ctx->vstart_eq_zero = true;
> +}
> +
> static void gen_set_rm(DisasContext *ctx, int rm)
> {
> if (ctx->frm == rm) {
> --
> 2.43.2
>
>
next prev parent reply other threads:[~2024-03-06 1:40 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-02-21 21:31 [PATCH v6 0/9] riscv: set vstart_eq_zero on mark_vs_dirty Daniel Henrique Barboza
2024-02-21 21:31 ` [PATCH v6 1/9] trans_rvv.c.inc: mark_vs_dirty() before loads and stores Daniel Henrique Barboza
2024-03-06 1:22 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 2/9] trans_rvv.c.inc: remove 'is_store' bool from load/store fns Daniel Henrique Barboza
2024-03-06 1:25 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 3/9] target/riscv: remove 'over' brconds from vector trans Daniel Henrique Barboza
2024-03-06 1:27 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 4/9] target/riscv/translate.c: remove 'cpu_vstart' global Daniel Henrique Barboza
2024-02-22 7:59 ` Philippe Mathieu-Daudé
2024-03-06 1:28 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 5/9] target/riscv: remove 'cpu_vl' global Daniel Henrique Barboza
2024-02-21 22:01 ` Richard Henderson
2024-02-22 7:59 ` Philippe Mathieu-Daudé
2024-03-06 1:32 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 6/9] target/riscv/vector_helper.c: set vstart = 0 in GEN_VEXT_VSLIDEUP_VX() Daniel Henrique Barboza
2024-03-06 1:35 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 7/9] trans_rvv.c.inc: remove redundant mark_vs_dirty() calls Daniel Henrique Barboza
2024-03-06 1:36 ` Alistair Francis
2024-02-21 21:31 ` [PATCH v6 8/9] target/riscv: Clear vstart_qe_zero flag Daniel Henrique Barboza
2024-03-06 1:38 ` Alistair Francis [this message]
2024-02-21 21:31 ` [PATCH v6 9/9] target/riscv/vector_helper.c: optimize loops in ldst helpers Daniel Henrique Barboza
2024-02-21 22:03 ` Richard Henderson
2024-03-06 1:39 ` Alistair Francis
2024-03-06 1:58 ` [PATCH v6 0/9] riscv: set vstart_eq_zero on mark_vs_dirty Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKmqyKMSawmuKxRFZB+TNYJbkVCedLW+Hzu_QViQc9gMdaV1Kg@mail.gmail.com \
--to=alistair23@gmail.com \
--cc=alistair.francis@wdc.com \
--cc=bmeng@tinylab.org \
--cc=dbarboza@ventanamicro.com \
--cc=ivan.klokov@syntacore.com \
--cc=liwei1518@gmail.com \
--cc=max.chou@sifive.com \
--cc=palmer@rivosinc.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).