From: Alistair Francis <alistair23@gmail.com>
To: Nicholas Piggin <npiggin@gmail.com>
Cc: qemu-riscv@nongnu.org, Laurent Vivier <laurent@vivier.eu>,
Palmer Dabbelt <palmer@dabbelt.com>,
Alistair Francis <alistair.francis@wdc.com>,
Weiwei Li <liwei1518@gmail.com>,
Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
qemu-devel@nongnu.org, Joel Stanley <joel@jms.id.au>
Subject: Re: [PATCH v3 0/3] target/riscv: corner case fixes
Date: Wed, 25 Mar 2026 12:20:46 +1000 [thread overview]
Message-ID: <CAKmqyKN_not2pD=BeFveOnej0WiuofgcncpZXy2D2PyJOvkmqA@mail.gmail.com> (raw)
In-Reply-To: <20260321144554.606417-1-npiggin@gmail.com>
On Sun, Mar 22, 2026 at 12:47 AM Nicholas Piggin <npiggin@gmail.com> wrote:
>
> Changes:
> v3:
> * Added vloxei8.v to overflow test.
> * Added store variants of interrupted vector ops tests.
>
> v2:
> * Added a tcg tests build-time check for vector intrinsics support
> in target compiler before building new tests that require it.
> ci images may not support these yet unfortunately, but upgrading
> those will be a separate effort.
>
> Thanks,
> Nick
>
>
> Nicholas Piggin (3):
> target/riscv: Fix IALIGN check in misa write
> target/riscv: Fix vector whole ldst vstart check
> tests/tcg: Add riscv test for interrupted vector ops
Thanks!
Applied to riscv-to-apply.next
Alistair
>
> target/riscv/csr.c | 16 +-
> target/riscv/vector_helper.c | 2 +
> tests/tcg/riscv64/Makefile.softmmu-target | 5 +
> tests/tcg/riscv64/Makefile.target | 16 ++
> tests/tcg/riscv64/misa-ialign.S | 88 ++++++
> tests/tcg/riscv64/test-interrupted-v.c | 329 ++++++++++++++++++++++
> tests/tcg/riscv64/test-vstart-overflow.c | 78 +++++
> 7 files changed, 531 insertions(+), 3 deletions(-)
> create mode 100644 tests/tcg/riscv64/misa-ialign.S
> create mode 100644 tests/tcg/riscv64/test-interrupted-v.c
> create mode 100644 tests/tcg/riscv64/test-vstart-overflow.c
>
> --
> 2.51.0
>
>
prev parent reply other threads:[~2026-03-25 2:21 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-21 14:45 [PATCH v3 0/3] target/riscv: corner case fixes Nicholas Piggin
2026-03-21 14:45 ` [PATCH v3 1/3] target/riscv: Fix IALIGN check in misa write Nicholas Piggin
2026-03-25 1:35 ` Alistair Francis
2026-03-25 3:08 ` Chao Liu
2026-03-25 3:26 ` Alistair Francis
2026-03-25 3:40 ` Chao Liu
2026-03-26 6:29 ` Nicholas Piggin
2026-03-21 14:45 ` [PATCH v3 2/3] target/riscv: Fix vector whole ldst vstart check Nicholas Piggin
2026-03-25 1:57 ` Alistair Francis
2026-03-25 2:10 ` Chao Liu
2026-03-21 14:45 ` [PATCH v3 3/3] tests/tcg: Add riscv test for interrupted vector ops Nicholas Piggin
2026-03-25 2:08 ` Alistair Francis
2026-03-25 3:19 ` Chao Liu
2026-03-26 6:32 ` Nicholas Piggin
2026-03-25 2:20 ` Alistair Francis [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAKmqyKN_not2pD=BeFveOnej0WiuofgcncpZXy2D2PyJOvkmqA@mail.gmail.com' \
--to=alistair23@gmail.com \
--cc=alistair.francis@wdc.com \
--cc=dbarboza@ventanamicro.com \
--cc=joel@jms.id.au \
--cc=laurent@vivier.eu \
--cc=liwei1518@gmail.com \
--cc=npiggin@gmail.com \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox