From: Alistair Francis <alistair23@gmail.com>
To: LIU Zhiwei <zhiwei_liu@c-sky.com>
Cc: guoren@linux.alibaba.com,
"open list:RISC-V" <qemu-riscv@nongnu.org>,
Richard Henderson <richard.henderson@linaro.org>,
"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
wxy194768@alibaba-inc.com,
Chih-Min Chao <chihmin.chao@sifive.com>,
wenmeng_zhang@c-sky.com, Palmer Dabbelt <palmer@dabbelt.com>
Subject: Re: [PATCH v7 34/61] target/riscv: vector single-width floating-point fused multiply-add instructions
Date: Fri, 17 Apr 2020 15:02:33 -0700 [thread overview]
Message-ID: <CAKmqyKNgwGd16ff7hXjyiPokP2S49SpiJZXiWo2aoagCqXNn1A@mail.gmail.com> (raw)
In-Reply-To: <20200330153633.15298-35-zhiwei_liu@c-sky.com>
On Mon, Mar 30, 2020 at 9:45 AM LIU Zhiwei <zhiwei_liu@c-sky.com> wrote:
>
> Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> target/riscv/helper.h | 49 +++++
> target/riscv/insn32.decode | 16 ++
> target/riscv/insn_trans/trans_rvv.inc.c | 18 ++
> target/riscv/vector_helper.c | 251 ++++++++++++++++++++++++
> 4 files changed, 334 insertions(+)
>
> diff --git a/target/riscv/helper.h b/target/riscv/helper.h
> index 5b3340a4af..5cd1694412 100644
> --- a/target/riscv/helper.h
> +++ b/target/riscv/helper.h
> @@ -851,3 +851,52 @@ DEF_HELPER_6(vfwmul_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> DEF_HELPER_6(vfwmul_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> DEF_HELPER_6(vfwmul_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> DEF_HELPER_6(vfwmul_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +
> +DEF_HELPER_6(vfmacc_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmacc_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmacc_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmacc_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmacc_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmacc_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmsac_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmsac_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmsac_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmsac_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmsac_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmsac_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmadd_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmadd_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmadd_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmadd_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmadd_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmadd_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmsub_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmsub_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmsub_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmsub_vv_h, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmsub_vv_w, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfnmsub_vv_d, void, ptr, ptr, ptr, ptr, env, i32)
> +DEF_HELPER_6(vfmacc_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmacc_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmacc_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmacc_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmacc_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmacc_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmsac_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmsac_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmsac_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmsac_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmsac_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmsac_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmadd_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmadd_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmadd_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmadd_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmadd_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmadd_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmsub_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmsub_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfmsub_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmsub_vf_h, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmsub_vf_w, void, ptr, ptr, i64, ptr, env, i32)
> +DEF_HELPER_6(vfnmsub_vf_d, void, ptr, ptr, i64, ptr, env, i32)
> diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> index 1d963f0b8a..c42bcd141c 100644
> --- a/target/riscv/insn32.decode
> +++ b/target/riscv/insn32.decode
> @@ -463,6 +463,22 @@ vfdiv_vf 100000 . ..... ..... 101 ..... 1010111 @r_vm
> vfrdiv_vf 100001 . ..... ..... 101 ..... 1010111 @r_vm
> vfwmul_vv 111000 . ..... ..... 001 ..... 1010111 @r_vm
> vfwmul_vf 111000 . ..... ..... 101 ..... 1010111 @r_vm
> +vfmacc_vv 101100 . ..... ..... 001 ..... 1010111 @r_vm
> +vfnmacc_vv 101101 . ..... ..... 001 ..... 1010111 @r_vm
> +vfnmacc_vf 101101 . ..... ..... 101 ..... 1010111 @r_vm
> +vfmacc_vf 101100 . ..... ..... 101 ..... 1010111 @r_vm
> +vfmsac_vv 101110 . ..... ..... 001 ..... 1010111 @r_vm
> +vfmsac_vf 101110 . ..... ..... 101 ..... 1010111 @r_vm
> +vfnmsac_vv 101111 . ..... ..... 001 ..... 1010111 @r_vm
> +vfnmsac_vf 101111 . ..... ..... 101 ..... 1010111 @r_vm
> +vfmadd_vv 101000 . ..... ..... 001 ..... 1010111 @r_vm
> +vfmadd_vf 101000 . ..... ..... 101 ..... 1010111 @r_vm
> +vfnmadd_vv 101001 . ..... ..... 001 ..... 1010111 @r_vm
> +vfnmadd_vf 101001 . ..... ..... 101 ..... 1010111 @r_vm
> +vfmsub_vv 101010 . ..... ..... 001 ..... 1010111 @r_vm
> +vfmsub_vf 101010 . ..... ..... 101 ..... 1010111 @r_vm
> +vfnmsub_vv 101011 . ..... ..... 001 ..... 1010111 @r_vm
> +vfnmsub_vf 101011 . ..... ..... 101 ..... 1010111 @r_vm
>
> vsetvli 0 ........... ..... 111 ..... 1010111 @r2_zimm
> vsetvl 1000000 ..... ..... 111 ..... 1010111 @r
> diff --git a/target/riscv/insn_trans/trans_rvv.inc.c b/target/riscv/insn_trans/trans_rvv.inc.c
> index 5395063b1b..b2af9c314c 100644
> --- a/target/riscv/insn_trans/trans_rvv.inc.c
> +++ b/target/riscv/insn_trans/trans_rvv.inc.c
> @@ -2079,3 +2079,21 @@ GEN_OPFVF_TRANS(vfrdiv_vf, opfvf_check)
> /* Vector Widening Floating-Point Multiply */
> GEN_OPFVV_WIDEN_TRANS(vfwmul_vv, opfvv_widen_check)
> GEN_OPFVF_WIDEN_TRANS(vfwmul_vf)
> +
> +/* Vector Single-Width Floating-Point Fused Multiply-Add Instructions */
> +GEN_OPFVV_TRANS(vfmacc_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfnmacc_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfmsac_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfnmsac_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfmadd_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfnmadd_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfmsub_vv, opfvv_check)
> +GEN_OPFVV_TRANS(vfnmsub_vv, opfvv_check)
> +GEN_OPFVF_TRANS(vfmacc_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfnmacc_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfmsac_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfnmsac_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfmadd_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfnmadd_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfmsub_vf, opfvf_check)
> +GEN_OPFVF_TRANS(vfnmsub_vf, opfvf_check)
> diff --git a/target/riscv/vector_helper.c b/target/riscv/vector_helper.c
> index bbe3719e69..016f49507e 100644
> --- a/target/riscv/vector_helper.c
> +++ b/target/riscv/vector_helper.c
> @@ -3431,3 +3431,254 @@ RVVCALL(OPFVF2, vfwmul_vf_h, WOP_UUU_H, H4, H2, vfwmul16)
> RVVCALL(OPFVF2, vfwmul_vf_w, WOP_UUU_W, H8, H4, vfwmul32)
> GEN_VEXT_VF(vfwmul_vf_h, 2, 4, clearl)
> GEN_VEXT_VF(vfwmul_vf_w, 4, 8, clearq)
> +
> +/* Vector Single-Width Floating-Point Fused Multiply-Add Instructions */
> +#define OPFVV3(NAME, TD, T1, T2, TX1, TX2, HD, HS1, HS2, OP) \
> +static void do_##NAME(void *vd, void *vs1, void *vs2, int i, \
> + CPURISCVState *env) \
> +{ \
> + TX1 s1 = *((T1 *)vs1 + HS1(i)); \
> + TX2 s2 = *((T2 *)vs2 + HS2(i)); \
> + TD d = *((TD *)vd + HD(i)); \
> + *((TD *)vd + HD(i)) = OP(s2, s1, d, &env->fp_status); \
> +}
> +
> +static uint16_t fmacc16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(a, b, d, 0, s);
> +}
> +
> +static uint32_t fmacc32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(a, b, d, 0, s);
> +}
> +
> +static uint64_t fmacc64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(a, b, d, 0, s);
> +}
> +
> +RVVCALL(OPFVV3, vfmacc_vv_h, OP_UUU_H, H2, H2, H2, fmacc16)
> +RVVCALL(OPFVV3, vfmacc_vv_w, OP_UUU_W, H4, H4, H4, fmacc32)
> +RVVCALL(OPFVV3, vfmacc_vv_d, OP_UUU_D, H8, H8, H8, fmacc64)
> +GEN_VEXT_VV_ENV(vfmacc_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfmacc_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfmacc_vv_d, 8, 8, clearq)
> +
> +#define OPFVF3(NAME, TD, T1, T2, TX1, TX2, HD, HS2, OP) \
> +static void do_##NAME(void *vd, uint64_t s1, void *vs2, int i, \
> + CPURISCVState *env) \
> +{ \
> + TX2 s2 = *((T2 *)vs2 + HS2(i)); \
> + TD d = *((TD *)vd + HD(i)); \
> + *((TD *)vd + HD(i)) = OP(s2, (TX1)(T1)s1, d, &env->fp_status);\
> +}
> +
> +RVVCALL(OPFVF3, vfmacc_vf_h, OP_UUU_H, H2, H2, fmacc16)
> +RVVCALL(OPFVF3, vfmacc_vf_w, OP_UUU_W, H4, H4, fmacc32)
> +RVVCALL(OPFVF3, vfmacc_vf_d, OP_UUU_D, H8, H8, fmacc64)
> +GEN_VEXT_VF(vfmacc_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfmacc_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfmacc_vf_d, 8, 8, clearq)
> +
> +static uint16_t fnmacc16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(a, b, d,
> + float_muladd_negate_c | float_muladd_negate_product, s);
> +}
> +
> +static uint32_t fnmacc32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(a, b, d,
> + float_muladd_negate_c | float_muladd_negate_product, s);
> +}
> +
> +static uint64_t fnmacc64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(a, b, d,
> + float_muladd_negate_c | float_muladd_negate_product, s);
> +}
> +
> +RVVCALL(OPFVV3, vfnmacc_vv_h, OP_UUU_H, H2, H2, H2, fnmacc16)
> +RVVCALL(OPFVV3, vfnmacc_vv_w, OP_UUU_W, H4, H4, H4, fnmacc32)
> +RVVCALL(OPFVV3, vfnmacc_vv_d, OP_UUU_D, H8, H8, H8, fnmacc64)
> +GEN_VEXT_VV_ENV(vfnmacc_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfnmacc_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfnmacc_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfnmacc_vf_h, OP_UUU_H, H2, H2, fnmacc16)
> +RVVCALL(OPFVF3, vfnmacc_vf_w, OP_UUU_W, H4, H4, fnmacc32)
> +RVVCALL(OPFVF3, vfnmacc_vf_d, OP_UUU_D, H8, H8, fnmacc64)
> +GEN_VEXT_VF(vfnmacc_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfnmacc_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfnmacc_vf_d, 8, 8, clearq)
> +
> +static uint16_t fmsac16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(a, b, d, float_muladd_negate_c, s);
> +}
> +
> +static uint32_t fmsac32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(a, b, d, float_muladd_negate_c, s);
> +}
> +
> +static uint64_t fmsac64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(a, b, d, float_muladd_negate_c, s);
> +}
> +
> +RVVCALL(OPFVV3, vfmsac_vv_h, OP_UUU_H, H2, H2, H2, fmsac16)
> +RVVCALL(OPFVV3, vfmsac_vv_w, OP_UUU_W, H4, H4, H4, fmsac32)
> +RVVCALL(OPFVV3, vfmsac_vv_d, OP_UUU_D, H8, H8, H8, fmsac64)
> +GEN_VEXT_VV_ENV(vfmsac_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfmsac_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfmsac_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfmsac_vf_h, OP_UUU_H, H2, H2, fmsac16)
> +RVVCALL(OPFVF3, vfmsac_vf_w, OP_UUU_W, H4, H4, fmsac32)
> +RVVCALL(OPFVF3, vfmsac_vf_d, OP_UUU_D, H8, H8, fmsac64)
> +GEN_VEXT_VF(vfmsac_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfmsac_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfmsac_vf_d, 8, 8, clearq)
> +
> +static uint16_t fnmsac16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(a, b, d, float_muladd_negate_product, s);
> +}
> +
> +static uint32_t fnmsac32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(a, b, d, float_muladd_negate_product, s);
> +}
> +
> +static uint64_t fnmsac64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(a, b, d, float_muladd_negate_product, s);
> +}
> +
> +RVVCALL(OPFVV3, vfnmsac_vv_h, OP_UUU_H, H2, H2, H2, fnmsac16)
> +RVVCALL(OPFVV3, vfnmsac_vv_w, OP_UUU_W, H4, H4, H4, fnmsac32)
> +RVVCALL(OPFVV3, vfnmsac_vv_d, OP_UUU_D, H8, H8, H8, fnmsac64)
> +GEN_VEXT_VV_ENV(vfnmsac_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfnmsac_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfnmsac_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfnmsac_vf_h, OP_UUU_H, H2, H2, fnmsac16)
> +RVVCALL(OPFVF3, vfnmsac_vf_w, OP_UUU_W, H4, H4, fnmsac32)
> +RVVCALL(OPFVF3, vfnmsac_vf_d, OP_UUU_D, H8, H8, fnmsac64)
> +GEN_VEXT_VF(vfnmsac_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfnmsac_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfnmsac_vf_d, 8, 8, clearq)
> +
> +static uint16_t fmadd16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(d, b, a, 0, s);
> +}
> +
> +static uint32_t fmadd32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(d, b, a, 0, s);
> +}
> +
> +static uint64_t fmadd64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(d, b, a, 0, s);
> +}
> +
> +RVVCALL(OPFVV3, vfmadd_vv_h, OP_UUU_H, H2, H2, H2, fmadd16)
> +RVVCALL(OPFVV3, vfmadd_vv_w, OP_UUU_W, H4, H4, H4, fmadd32)
> +RVVCALL(OPFVV3, vfmadd_vv_d, OP_UUU_D, H8, H8, H8, fmadd64)
> +GEN_VEXT_VV_ENV(vfmadd_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfmadd_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfmadd_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfmadd_vf_h, OP_UUU_H, H2, H2, fmadd16)
> +RVVCALL(OPFVF3, vfmadd_vf_w, OP_UUU_W, H4, H4, fmadd32)
> +RVVCALL(OPFVF3, vfmadd_vf_d, OP_UUU_D, H8, H8, fmadd64)
> +GEN_VEXT_VF(vfmadd_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfmadd_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfmadd_vf_d, 8, 8, clearq)
> +
> +static uint16_t fnmadd16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(d, b, a,
> + float_muladd_negate_c | float_muladd_negate_product, s);
> +}
> +
> +static uint32_t fnmadd32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(d, b, a,
> + float_muladd_negate_c | float_muladd_negate_product, s);
> +}
> +
> +static uint64_t fnmadd64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(d, b, a,
> + float_muladd_negate_c | float_muladd_negate_product, s);
> +}
> +
> +RVVCALL(OPFVV3, vfnmadd_vv_h, OP_UUU_H, H2, H2, H2, fnmadd16)
> +RVVCALL(OPFVV3, vfnmadd_vv_w, OP_UUU_W, H4, H4, H4, fnmadd32)
> +RVVCALL(OPFVV3, vfnmadd_vv_d, OP_UUU_D, H8, H8, H8, fnmadd64)
> +GEN_VEXT_VV_ENV(vfnmadd_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfnmadd_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfnmadd_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfnmadd_vf_h, OP_UUU_H, H2, H2, fnmadd16)
> +RVVCALL(OPFVF3, vfnmadd_vf_w, OP_UUU_W, H4, H4, fnmadd32)
> +RVVCALL(OPFVF3, vfnmadd_vf_d, OP_UUU_D, H8, H8, fnmadd64)
> +GEN_VEXT_VF(vfnmadd_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfnmadd_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfnmadd_vf_d, 8, 8, clearq)
> +
> +static uint16_t fmsub16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(d, b, a, float_muladd_negate_c, s);
> +}
> +
> +static uint32_t fmsub32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(d, b, a, float_muladd_negate_c, s);
> +}
> +
> +static uint64_t fmsub64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(d, b, a, float_muladd_negate_c, s);
> +}
> +
> +RVVCALL(OPFVV3, vfmsub_vv_h, OP_UUU_H, H2, H2, H2, fmsub16)
> +RVVCALL(OPFVV3, vfmsub_vv_w, OP_UUU_W, H4, H4, H4, fmsub32)
> +RVVCALL(OPFVV3, vfmsub_vv_d, OP_UUU_D, H8, H8, H8, fmsub64)
> +GEN_VEXT_VV_ENV(vfmsub_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfmsub_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfmsub_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfmsub_vf_h, OP_UUU_H, H2, H2, fmsub16)
> +RVVCALL(OPFVF3, vfmsub_vf_w, OP_UUU_W, H4, H4, fmsub32)
> +RVVCALL(OPFVF3, vfmsub_vf_d, OP_UUU_D, H8, H8, fmsub64)
> +GEN_VEXT_VF(vfmsub_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfmsub_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfmsub_vf_d, 8, 8, clearq)
> +
> +static uint16_t fnmsub16(uint16_t a, uint16_t b, uint16_t d, float_status *s)
> +{
> + return float16_muladd(d, b, a, float_muladd_negate_product, s);
> +}
> +
> +static uint32_t fnmsub32(uint32_t a, uint32_t b, uint32_t d, float_status *s)
> +{
> + return float32_muladd(d, b, a, float_muladd_negate_product, s);
> +}
> +
> +static uint64_t fnmsub64(uint64_t a, uint64_t b, uint64_t d, float_status *s)
> +{
> + return float64_muladd(d, b, a, float_muladd_negate_product, s);
> +}
> +
> +RVVCALL(OPFVV3, vfnmsub_vv_h, OP_UUU_H, H2, H2, H2, fnmsub16)
> +RVVCALL(OPFVV3, vfnmsub_vv_w, OP_UUU_W, H4, H4, H4, fnmsub32)
> +RVVCALL(OPFVV3, vfnmsub_vv_d, OP_UUU_D, H8, H8, H8, fnmsub64)
> +GEN_VEXT_VV_ENV(vfnmsub_vv_h, 2, 2, clearh)
> +GEN_VEXT_VV_ENV(vfnmsub_vv_w, 4, 4, clearl)
> +GEN_VEXT_VV_ENV(vfnmsub_vv_d, 8, 8, clearq)
> +RVVCALL(OPFVF3, vfnmsub_vf_h, OP_UUU_H, H2, H2, fnmsub16)
> +RVVCALL(OPFVF3, vfnmsub_vf_w, OP_UUU_W, H4, H4, fnmsub32)
> +RVVCALL(OPFVF3, vfnmsub_vf_d, OP_UUU_D, H8, H8, fnmsub64)
> +GEN_VEXT_VF(vfnmsub_vf_h, 2, 2, clearh)
> +GEN_VEXT_VF(vfnmsub_vf_w, 4, 4, clearl)
> +GEN_VEXT_VF(vfnmsub_vf_d, 8, 8, clearq)
> --
> 2.23.0
>
next prev parent reply other threads:[~2020-04-17 22:13 UTC|newest]
Thread overview: 77+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-30 15:35 [PATCH v7 00/61] target/riscv: support vector extension v0.7.1 LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 01/61] target/riscv: add vector extension field in CPURISCVState LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 02/61] target/riscv: implementation-defined constant parameters LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 03/61] target/riscv: support vector extension csr LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 04/61] target/riscv: add vector configure instruction LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 05/61] target/riscv: add an internals.h header LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 06/61] target/riscv: add vector stride load and store instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 07/61] target/riscv: add vector index " LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 08/61] target/riscv: add fault-only-first unit stride load LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 09/61] target/riscv: add vector amo operations LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 10/61] target/riscv: vector single-width integer add and subtract LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 11/61] target/riscv: vector widening " LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 12/61] target/riscv: vector integer add-with-carry / subtract-with-borrow instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 13/61] target/riscv: vector bitwise logical instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 14/61] target/riscv: vector single-width bit shift instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 15/61] target/riscv: vector narrowing integer right " LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 16/61] target/riscv: vector integer comparison instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 17/61] target/riscv: vector integer min/max instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 18/61] target/riscv: vector single-width integer multiply instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 19/61] target/riscv: vector integer divide instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 20/61] target/riscv: vector widening integer multiply instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 21/61] target/riscv: vector single-width integer multiply-add instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 22/61] target/riscv: vector widening " LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 23/61] target/riscv: vector integer merge and move instructions LIU Zhiwei
2020-03-30 15:35 ` [PATCH v7 24/61] target/riscv: vector single-width saturating add and subtract LIU Zhiwei
2020-03-30 16:46 ` Alistair Francis
2020-03-30 15:35 ` [PATCH v7 25/61] target/riscv: vector single-width averaging " LIU Zhiwei
2020-04-02 17:23 ` Alistair Francis
2020-03-30 15:35 ` [PATCH v7 26/61] target/riscv: vector single-width fractional multiply with rounding and saturation LIU Zhiwei
2020-04-02 17:25 ` Alistair Francis
2020-03-30 15:35 ` [PATCH v7 27/61] target/riscv: vector widening saturating scaled multiply-add LIU Zhiwei
2020-04-02 22:53 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 28/61] target/riscv: vector single-width scaling shift instructions LIU Zhiwei
2020-04-17 21:55 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 29/61] target/riscv: vector narrowing fixed-point clip instructions LIU Zhiwei
2020-04-17 21:45 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 30/61] target/riscv: vector single-width floating-point add/subtract instructions LIU Zhiwei
2020-04-17 22:07 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 31/61] target/riscv: vector widening " LIU Zhiwei
2020-04-17 22:01 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 32/61] target/riscv: vector single-width floating-point multiply/divide instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 33/61] target/riscv: vector widening floating-point multiply LIU Zhiwei
2020-04-17 21:46 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 34/61] target/riscv: vector single-width floating-point fused multiply-add instructions LIU Zhiwei
2020-04-17 22:02 ` Alistair Francis [this message]
2020-03-30 15:36 ` [PATCH v7 35/61] target/riscv: vector widening " LIU Zhiwei
2020-04-17 22:11 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 36/61] target/riscv: vector floating-point square-root instruction LIU Zhiwei
2020-04-17 22:13 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 37/61] target/riscv: vector floating-point min/max instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 38/61] target/riscv: vector floating-point sign-injection instructions LIU Zhiwei
2020-04-17 22:14 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 39/61] target/riscv: vector floating-point compare instructions LIU Zhiwei
2020-04-17 22:32 ` Alistair Francis
2020-03-30 15:36 ` [PATCH v7 40/61] target/riscv: vector floating-point classify instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 41/61] target/riscv: vector floating-point merge instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 42/61] target/riscv: vector floating-point/integer type-convert instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 43/61] target/riscv: widening " LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 44/61] target/riscv: narrowing " LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 45/61] target/riscv: vector single-width integer reduction instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 46/61] target/riscv: vector wideing " LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 47/61] target/riscv: vector single-width floating-point " LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 48/61] target/riscv: vector widening " LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 49/61] target/riscv: vector mask-register logical instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 50/61] target/riscv: vector mask population count vmpopc LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 51/61] target/riscv: vmfirst find-first-set mask bit LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 52/61] target/riscv: set-X-first " LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 53/61] target/riscv: vector iota instruction LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 54/61] target/riscv: vector element index instruction LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 55/61] target/riscv: integer extract instruction LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 56/61] target/riscv: integer scalar move instruction LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 57/61] target/riscv: floating-point scalar move instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 58/61] target/riscv: vector slide instructions LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 59/61] target/riscv: vector register gather instruction LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 60/61] target/riscv: vector compress instruction LIU Zhiwei
2020-03-30 15:36 ` [PATCH v7 61/61] target/riscv: configure and turn on vector extension from command line LIU Zhiwei
2020-03-30 23:37 ` [PATCH v7 00/61] target/riscv: support vector extension v0.7.1 no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKmqyKNgwGd16ff7hXjyiPokP2S49SpiJZXiWo2aoagCqXNn1A@mail.gmail.com \
--to=alistair23@gmail.com \
--cc=chihmin.chao@sifive.com \
--cc=guoren@linux.alibaba.com \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=wenmeng_zhang@c-sky.com \
--cc=wxy194768@alibaba-inc.com \
--cc=zhiwei_liu@c-sky.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).