From: Alistair Francis <alistair23@gmail.com>
To: Francisco Iglesias <frasse.iglesias@gmail.com>
Cc: "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
Peter Maydell <peter.maydell@linaro.org>,
Edgar Iglesias <edgari@xilinx.com>,
Alistair Francis <alistai@xilinx.com>,
francisco.iglesias@feimtech.se,
"mar.krzeminski" <mar.krzeminski@gmail.com>
Subject: Re: [Qemu-devel] [PATCH v7 06/13] xilinx_spips: Update striping to be big-endian bit order
Date: Wed, 22 Nov 2017 16:36:18 -0800 [thread overview]
Message-ID: <CAKmqyKNqi40S_mEuiJMQDW2F=pX6yPnb0F88PfD6y28xpb3O=g@mail.gmail.com> (raw)
In-Reply-To: <20171103000109.28244-7-frasse.iglesias@gmail.com>
On Thu, Nov 2, 2017 at 5:01 PM, Francisco Iglesias
<frasse.iglesias@gmail.com> wrote:
> Update striping functionality to be big-endian bit order (as according to
> the Zynq-7000 Technical Reference Manual). Output thereafter the even bits
> into the flash memory connected to the lower QSPI bus and the odd bits into
> the flash memory connected to the upper QSPI bus.
>
> Signed-off-by: Francisco Iglesias <frasse.iglesias@gmail.com>
> ---
> hw/ssi/xilinx_spips.c | 19 ++++++++++---------
> 1 file changed, 10 insertions(+), 9 deletions(-)
>
> diff --git a/hw/ssi/xilinx_spips.c b/hw/ssi/xilinx_spips.c
> index 559fa79..7accf5d 100644
> --- a/hw/ssi/xilinx_spips.c
> +++ b/hw/ssi/xilinx_spips.c
> @@ -208,14 +208,14 @@ static void xilinx_spips_reset(DeviceState *d)
> xilinx_spips_update_cs_lines(s);
> }
>
> -/* N way (num) in place bit striper. Lay out row wise bits (LSB to MSB)
> +/* N way (num) in place bit striper. Lay out row wise bits (MSB to LSB)
> * column wise (from element 0 to N-1). num is the length of x, and dir
> * reverses the direction of the transform. Best illustrated by example:
> * Each digit in the below array is a single bit (num == 3):
> *
> - * {{ 76543210, } ----- stripe (dir == false) -----> {{ FCheb630, }
> - * { hgfedcba, } { GDAfc741, }
> - * { HGFEDCBA, }} <---- upstripe (dir == true) ----- { HEBgda52, }}
> + * {{ 76543210, } ----- stripe (dir == false) -----> {{ 741gdaFC, }
> + * { hgfedcba, } { 630fcHEB, }
> + * { HGFEDCBA, }} <---- upstripe (dir == true) ----- { 52hebGDA, }}
> */
>
> static inline void stripe8(uint8_t *x, int num, bool dir)
> @@ -223,15 +223,15 @@ static inline void stripe8(uint8_t *x, int num, bool dir)
> uint8_t r[num];
> memset(r, 0, sizeof(uint8_t) * num);
> int idx[2] = {0, 0};
> - int bit[2] = {0, 0};
> + int bit[2] = {0, 7};
> int d = dir;
>
> for (idx[0] = 0; idx[0] < num; ++idx[0]) {
> - for (bit[0] = 0; bit[0] < 8; ++bit[0]) {
> - r[idx[d]] |= x[idx[!d]] & 1 << bit[!d] ? 1 << bit[d] : 0;
> + for (bit[0] = 7; bit[0] != -1; bit[0] += -1) {
I think this is easier to read:
for (bit[0] = 7; bit[0] >= 0; bit[0]--)
> + r[idx[!d]] |= x[idx[d]] & 1 << bit[d] ? 1 << bit[!d] : 0;
> idx[1] = (idx[1] + 1) % num;
> if (!idx[1]) {
> - bit[1]++;
> + bit[1] += -1;
bit[1]--
Otherwise:
Acked-by: Alistair Francis <alistair.francis@xilinx.com>
Alistair
> }
> }
> }
> @@ -266,8 +266,9 @@ static void xilinx_spips_flush_txfifo(XilinxSPIPS *s)
> }
>
> for (i = 0; i < num_effective_busses(s); ++i) {
> + int bus = num_effective_busses(s) - 1 - i;
> DB_PRINT_L(debug_level, "tx = %02x\n", tx_rx[i]);
> - tx_rx[i] = ssi_transfer(s->spi[i], (uint32_t)tx_rx[i]);
> + tx_rx[i] = ssi_transfer(s->spi[bus], (uint32_t)tx_rx[i]);
> DB_PRINT_L(debug_level, "rx = %02x\n", tx_rx[i]);
> }
>
> --
> 2.9.3
>
>
next prev parent reply other threads:[~2017-11-23 0:36 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-11-03 0:00 [Qemu-devel] [PATCH v7 00/13] Add support for the ZynqMP Generic QSPI Francisco Iglesias
2017-11-03 0:00 ` [Qemu-devel] [PATCH v7 01/13] m25p80: Add support for continuous read out of RDSR and READ_FSR Francisco Iglesias
2017-11-03 16:18 ` mar.krzeminski
2017-11-03 17:25 ` francisco iglesias
2017-11-03 20:34 ` mar.krzeminski
2017-11-03 0:00 ` [Qemu-devel] [PATCH v7 02/13] m25p80: Add support for SST READ ID 0x90/0xAB commands Francisco Iglesias
2017-11-03 0:00 ` [Qemu-devel] [PATCH v7 03/13] m25p80: Add support for BRRD/BRWR and BULK_ERASE (0x60) Francisco Iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 04/13] m25p80: Add support for n25q512a11 and n25q512a13 Francisco Iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 05/13] xilinx_spips: Move FlashCMD, XilinxQSPIPS and XilinxSPIPSClass Francisco Iglesias
2017-11-23 0:33 ` Alistair Francis
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 06/13] xilinx_spips: Update striping to be big-endian bit order Francisco Iglesias
2017-11-23 0:36 ` Alistair Francis [this message]
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 07/13] xilinx_spips: Add support for RX discard and RX drain Francisco Iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 08/13] xilinx_spips: Make tx/rx_data_bytes more generic and reusable Francisco Iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 09/13] xilinx_spips: Add support for zero pumping Francisco Iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 10/13] xilinx_spips: Add support for 4 byte addresses in the LQSPI Francisco Iglesias
2017-11-23 0:37 ` Alistair Francis
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 11/13] xilinx_spips: Don't set TX FIFO UNDERFLOW at cmd done Francisco Iglesias
2017-11-23 0:39 ` Alistair Francis
2017-11-23 19:51 ` francisco iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 12/13] xilinx_spips: Add support for the ZynqMP Generic QSPI Francisco Iglesias
2017-11-03 0:01 ` [Qemu-devel] [PATCH v7 13/13] xlnx-zcu102: Add support for the ZynqMP QSPI Francisco Iglesias
2017-11-21 18:39 ` [Qemu-devel] [PATCH v7 00/13] Add support for the ZynqMP Generic QSPI Peter Maydell
2017-11-23 0:30 ` Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAKmqyKNqi40S_mEuiJMQDW2F=pX6yPnb0F88PfD6y28xpb3O=g@mail.gmail.com' \
--to=alistair23@gmail.com \
--cc=alistai@xilinx.com \
--cc=edgari@xilinx.com \
--cc=francisco.iglesias@feimtech.se \
--cc=frasse.iglesias@gmail.com \
--cc=mar.krzeminski@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).