From: Alistair Francis <alistair23@gmail.com>
To: Tommy Wu <tommy.wu@sifive.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
frank.chang@sifive.com, palmer@dabbelt.com,
alistair.francis@wdc.com, bin.meng@windriver.com,
liweiwei@iscas.ac.cn, dbarboza@ventanamicro.com
Subject: Re: [PATCH v5 1/5] target/riscv: Add `ext_smrnmi` in the RISCVCPUConfig.
Date: Mon, 19 Aug 2024 13:40:12 +1000 [thread overview]
Message-ID: <CAKmqyKPDLABisVSmWza6OciSYSoeqyYN5hKLNBjAoarY=T52HQ@mail.gmail.com> (raw)
In-Reply-To: <20240809081227.1588508-2-tommy.wu@sifive.com>
On Fri, Aug 9, 2024 at 6:12 PM Tommy Wu <tommy.wu@sifive.com> wrote:
>
> The boolean variable `ext_smrnmi` is used to determine whether the
> Smrnmi extension exists.
>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> Signed-off-by: Tommy Wu <tommy.wu@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> target/riscv/cpu_cfg.h | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
> index 8b272fb826..ae2a945b5f 100644
> --- a/target/riscv/cpu_cfg.h
> +++ b/target/riscv/cpu_cfg.h
> @@ -125,6 +125,7 @@ struct RISCVCPUConfig {
> bool ext_ssaia;
> bool ext_sscofpmf;
> bool ext_smepmp;
> + bool ext_smrnmi;
> bool rvv_ta_all_1s;
> bool rvv_ma_all_1s;
>
> --
> 2.39.3
>
next prev parent reply other threads:[~2024-08-19 3:41 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-09 8:12 [PATCH v5 0/5] target/riscv: Add Smrnmi support Tommy Wu
2024-08-09 8:12 ` [PATCH v5 1/5] target/riscv: Add `ext_smrnmi` in the RISCVCPUConfig Tommy Wu
2024-08-19 3:40 ` Alistair Francis [this message]
2024-08-09 8:12 ` [PATCH v5 2/5] target/riscv: Handle Smrnmi interrupt and exception Tommy Wu
2024-08-15 1:40 ` Alvin Che-Chia Chang(張哲嘉)
2024-08-29 15:17 ` Tommy Wu
2024-08-09 8:12 ` [PATCH v5 3/5] target/riscv: Add Smrnmi CSRs Tommy Wu
2024-08-09 8:12 ` [PATCH v5 4/5] target/riscv: Add Smrnmi mnret instruction Tommy Wu
2024-08-19 3:49 ` Alistair Francis
2024-08-29 16:12 ` Tommy Wu
2024-08-29 23:42 ` Alistair Francis
2024-09-02 3:15 ` Tommy Wu
2024-08-09 8:12 ` [PATCH v5 5/5] target/riscv: Add Smrnmi cpu extension Tommy Wu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAKmqyKPDLABisVSmWza6OciSYSoeqyYN5hKLNBjAoarY=T52HQ@mail.gmail.com' \
--to=alistair23@gmail.com \
--cc=alistair.francis@wdc.com \
--cc=bin.meng@windriver.com \
--cc=dbarboza@ventanamicro.com \
--cc=frank.chang@sifive.com \
--cc=liweiwei@iscas.ac.cn \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=tommy.wu@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).