* support for having both 32 and 64 bit RISC-V CPUs in one QEMU machine
@ 2024-02-15 20:49 Igor Lesik
2024-03-22 5:23 ` Alistair Francis
0 siblings, 1 reply; 2+ messages in thread
From: Igor Lesik @ 2024-02-15 20:49 UTC (permalink / raw)
To: qemu-devel@nongnu.org
Hi,
I have a situation when I need to use third-party 32-bit RISC-V CPU when rest is all 64-bit RISC-V CPUs. I have seen that some steps were already made in the direction to enable such configuration (https://riscv.org/blog/2023/01/run-32-bit-applications-on-64-bit-linux-kernel-liu-zhiwei-guo-ren-t-head-division-of-alibaba-cloud/), I am wondering if someone can shed more light on it.
Thanks,
Igor
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: support for having both 32 and 64 bit RISC-V CPUs in one QEMU machine
2024-02-15 20:49 support for having both 32 and 64 bit RISC-V CPUs in one QEMU machine Igor Lesik
@ 2024-03-22 5:23 ` Alistair Francis
0 siblings, 0 replies; 2+ messages in thread
From: Alistair Francis @ 2024-03-22 5:23 UTC (permalink / raw)
To: Igor Lesik; +Cc: qemu-devel@nongnu.org
On Fri, Feb 16, 2024 at 6:50 AM Igor Lesik <lesikigor@meta.com> wrote:
>
> Hi,
>
> I have a situation when I need to use third-party 32-bit RISC-V CPU when rest is all 64-bit RISC-V CPUs. I have seen that some steps were already made in the direction to enable such configuration (https://riscv.org/blog/2023/01/run-32-bit-applications-on-64-bit-linux-kernel-liu-zhiwei-guo-ren-t-head-division-of-alibaba-cloud/), I am wondering if someone can shed more light on it.
I assume you want to model a number of 64-bit RISC-V CPUs and a 32-bit
RISC-V CPU (for power control of something like that) in QEMU?
That currently isn't possible. There are minimal efforts to support
creating and running a 32-bit RISC-V CPU with the 64-bit binary, but
that currently doesn't work. I don't think anyone is actively working
on it either. The next step of running both at the same time shouldn't
be too hard after that. It's already possible for 32/64-bit ARM CPUs.
Alistair
>
> Thanks,
> Igor
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2024-03-22 5:24 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-02-15 20:49 support for having both 32 and 64 bit RISC-V CPUs in one QEMU machine Igor Lesik
2024-03-22 5:23 ` Alistair Francis
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).