From: Alistair Francis <alistair23@gmail.com>
To: Bin Meng <bmeng.cn@gmail.com>
Cc: Peter Maydell <peter.maydell@linaro.org>,
Bin Meng <bin.meng@windriver.com>,
Alistair Francis <alistair@alistair23.me>,
"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
Jean-Christophe Dubois <jcd@tribudubois.net>,
qemu-arm <qemu-arm@nongnu.org>,
Peter Chubb <peter.chubb@nicta.com.au>
Subject: Re: [PATCH 1/2] hw/ssi: imx_spi: Use a macro for number of chip selects supported
Date: Mon, 30 Nov 2020 17:53:06 -0800 [thread overview]
Message-ID: <CAKmqyKPXG0DtyreuuQFvA+-vtk3f5ZKQbgf0Ci9SiTMVQL1Yxw@mail.gmail.com> (raw)
In-Reply-To: <1606709124-80741-1-git-send-email-bmeng.cn@gmail.com>
On Sun, Nov 29, 2020 at 8:06 PM Bin Meng <bmeng.cn@gmail.com> wrote:
>
> From: Bin Meng <bin.meng@windriver.com>
>
> Avoid using a magic number (4) everywhere for the number of chip
> selects supported.
>
> Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
>
> hw/ssi/imx_spi.c | 4 ++--
> include/hw/ssi/imx_spi.h | 5 ++++-
> 2 files changed, 6 insertions(+), 3 deletions(-)
>
> diff --git a/hw/ssi/imx_spi.c b/hw/ssi/imx_spi.c
> index d8885ae..e605049 100644
> --- a/hw/ssi/imx_spi.c
> +++ b/hw/ssi/imx_spi.c
> @@ -361,7 +361,7 @@ static void imx_spi_write(void *opaque, hwaddr offset, uint64_t value,
>
> /* We are in master mode */
>
> - for (i = 0; i < 4; i++) {
> + for (i = 0; i < ECSPI_NUM_CS; i++) {
> qemu_set_irq(s->cs_lines[i],
> i == imx_spi_selected_channel(s) ? 0 : 1);
> }
> @@ -424,7 +424,7 @@ static void imx_spi_realize(DeviceState *dev, Error **errp)
> sysbus_init_mmio(SYS_BUS_DEVICE(dev), &s->iomem);
> sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->irq);
>
> - for (i = 0; i < 4; ++i) {
> + for (i = 0; i < ECSPI_NUM_CS; ++i) {
> sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->cs_lines[i]);
> }
>
> diff --git a/include/hw/ssi/imx_spi.h b/include/hw/ssi/imx_spi.h
> index b82b17f..eeaf49b 100644
> --- a/include/hw/ssi/imx_spi.h
> +++ b/include/hw/ssi/imx_spi.h
> @@ -77,6 +77,9 @@
>
> #define EXTRACT(value, name) extract32(value, name##_SHIFT, name##_LENGTH)
>
> +/* number of chip selects supported */
> +#define ECSPI_NUM_CS 4
> +
> #define TYPE_IMX_SPI "imx.spi"
> OBJECT_DECLARE_SIMPLE_TYPE(IMXSPIState, IMX_SPI)
>
> @@ -89,7 +92,7 @@ struct IMXSPIState {
>
> qemu_irq irq;
>
> - qemu_irq cs_lines[4];
> + qemu_irq cs_lines[ECSPI_NUM_CS];
>
> SSIBus *bus;
>
> --
> 2.7.4
>
>
prev parent reply other threads:[~2020-12-01 2:06 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-30 4:05 [PATCH 1/2] hw/ssi: imx_spi: Use a macro for number of chip selects supported Bin Meng
2020-11-30 4:05 ` [PATCH 2/2] hw/ssi: imx_spi: Disable chip selects in imx_spi_reset() Bin Meng
2020-12-01 1:54 ` Alistair Francis
2020-12-01 1:53 ` Alistair Francis [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKmqyKPXG0DtyreuuQFvA+-vtk3f5ZKQbgf0Ci9SiTMVQL1Yxw@mail.gmail.com \
--to=alistair23@gmail.com \
--cc=alistair@alistair23.me \
--cc=bin.meng@windriver.com \
--cc=bmeng.cn@gmail.com \
--cc=jcd@tribudubois.net \
--cc=peter.chubb@nicta.com.au \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).