From: Alistair Francis <alistair23@gmail.com>
To: Anup Patel <anup.patel@wdc.com>
Cc: Peter Maydell <peter.maydell@linaro.org>,
"open list:RISC-V" <qemu-riscv@nongnu.org>,
Sagar Karandikar <sagark@eecs.berkeley.edu>,
Anup Patel <anup@brainfault.org>,
"qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
Atish Patra <atish.patra@wdc.com>,
Alistair Francis <Alistair.Francis@wdc.com>,
Palmer Dabbelt <palmer@dabbelt.com>
Subject: Re: [PATCH v3 0/3] RISC-V Spike machine improvements
Date: Mon, 27 Apr 2020 08:05:24 -0700 [thread overview]
Message-ID: <CAKmqyKPb52FQ5NWLVGLBgJqSXXyeReJ-Di--+TwkeQcpJ4H3HQ@mail.gmail.com> (raw)
In-Reply-To: <20200427080644.168461-1-anup.patel@wdc.com>
On Mon, Apr 27, 2020 at 1:07 AM Anup Patel <anup.patel@wdc.com> wrote:
>
> This series improves QEMU Spike machine to:
> 1. Allow loading OpenBI firmware using -bios option
> 2. Allow more than one CPUs
>
> Changes since v2:
> - Rebased on QEMU v5.0-rc4
>
> Changes since v1:
> - Rebased on QEMU master (commit 2ac031d171ccd18c973014d9978b4a63f0ad5fb0)
Applied to the RISC-V tree for 5.1.
Alistair
>
> Anup Patel (3):
> hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()
> hw/riscv/spike: Allow loading firmware separately using -bios option
> hw/riscv/spike: Allow more than one CPUs
>
> hw/riscv/boot.c | 13 ++++++++-----
> hw/riscv/sifive_u.c | 2 +-
> hw/riscv/spike.c | 26 ++++++++++++++++++++++++--
> hw/riscv/virt.c | 2 +-
> include/hw/riscv/boot.h | 6 ++++--
> 5 files changed, 38 insertions(+), 11 deletions(-)
>
> --
> 2.25.1
>
>
prev parent reply other threads:[~2020-04-27 15:15 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-27 8:06 [PATCH v3 0/3] RISC-V Spike machine improvements Anup Patel
2020-04-27 8:06 ` [PATCH v3 1/3] hw/riscv: Add optional symbol callback ptr to riscv_load_firmware() Anup Patel
2020-04-27 15:05 ` Alistair Francis
2020-04-27 8:06 ` [PATCH v3 2/3] hw/riscv/spike: Allow loading firmware separately using -bios option Anup Patel
2020-04-27 15:03 ` Alistair Francis
2020-04-27 8:06 ` [PATCH v3 3/3] hw/riscv/spike: Allow more than one CPUs Anup Patel
2020-04-27 15:00 ` Alistair Francis
2020-04-27 15:05 ` Alistair Francis [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKmqyKPb52FQ5NWLVGLBgJqSXXyeReJ-Di--+TwkeQcpJ4H3HQ@mail.gmail.com \
--to=alistair23@gmail.com \
--cc=Alistair.Francis@wdc.com \
--cc=anup.patel@wdc.com \
--cc=anup@brainfault.org \
--cc=atish.patra@wdc.com \
--cc=palmer@dabbelt.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=sagark@eecs.berkeley.edu \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).