qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Alistair Francis <alistair23@gmail.com>
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
	alistair.francis@wdc.com,  bmeng@tinylab.org,
	liwei1518@gmail.com, zhiwei_liu@linux.alibaba.com,
	 palmer@rivosinc.com, apatel@ventanamicro.com,
	ajones@ventanamicro.com,  conor@kernel.org
Subject: Re: [PATCH v2 7/8] hw/riscv/virt.c: imsics DT: add 'qemu, imsics' to 'compatible'
Date: Wed, 5 Jun 2024 10:35:50 +1000	[thread overview]
Message-ID: <CAKmqyKPzTyE8Rnso7Si_6MseB11OROxZjQAAVb-vL27A1ypbGQ@mail.gmail.com> (raw)
In-Reply-To: <20240531202759.911601-8-dbarboza@ventanamicro.com>

On Sat, Jun 1, 2024 at 6:31 AM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
> The DT docs for riscv,imsics [1] predicts a 'qemu,imsics' enum in the
> 'compatible' property.
>
> [1] Documentation/devicetree/bindings/interrupt-controller/riscv,imsics.yaml
>
> Reported-by: Conor Dooley <conor@kernel.org>
> Fixes: 28d8c281200f ("hw/riscv: virt: Add optional AIA IMSIC support to virt machine")
> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  hw/riscv/virt.c | 8 +++++++-
>  1 file changed, 7 insertions(+), 1 deletion(-)
>
> diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> index 56d7e945c6..ac70993679 100644
> --- a/hw/riscv/virt.c
> +++ b/hw/riscv/virt.c
> @@ -515,6 +515,9 @@ static void create_fdt_one_imsic(RISCVVirtState *s, hwaddr base_addr,
>      uint32_t imsic_max_hart_per_socket, imsic_addr, imsic_size;
>      g_autofree uint32_t *imsic_cells = NULL;
>      g_autofree uint32_t *imsic_regs = NULL;
> +    static const char * const imsic_compat[2] = {
> +        "qemu,imsics", "riscv,imsics"
> +    };
>
>      imsic_cells = g_new0(uint32_t, ms->smp.cpus * 2);
>      imsic_regs = g_new0(uint32_t, socket_count * 4);
> @@ -541,7 +544,10 @@ static void create_fdt_one_imsic(RISCVVirtState *s, hwaddr base_addr,
>      imsic_name = g_strdup_printf("/soc/interrupt-controller@%lx",
>                                   (unsigned long)base_addr);
>      qemu_fdt_add_subnode(ms->fdt, imsic_name);
> -    qemu_fdt_setprop_string(ms->fdt, imsic_name, "compatible", "riscv,imsics");
> +    qemu_fdt_setprop_string_array(ms->fdt, imsic_name, "compatible",
> +                                  (char **)&imsic_compat,
> +                                  ARRAY_SIZE(imsic_compat));
> +
>      qemu_fdt_setprop_cell(ms->fdt, imsic_name, "#interrupt-cells",
>                            FDT_IMSIC_INT_CELLS);
>      qemu_fdt_setprop(ms->fdt, imsic_name, "interrupt-controller", NULL, 0);
> --
> 2.45.1
>
>


  reply	other threads:[~2024-06-05  0:36 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-05-31 20:27 [PATCH v2 0/8] hw/riscv/virt.c: aplic/imsic DT fixes Daniel Henrique Barboza
2024-05-31 20:27 ` [PATCH v2 1/8] hw/riscv/virt.c: add address-cells in create_fdt_one_aplic() Daniel Henrique Barboza
2024-06-05  0:06   ` Alistair Francis
2024-05-31 20:27 ` [PATCH v2 2/8] hw/riscv/virt.c: add aplic nodename helper Daniel Henrique Barboza
2024-06-05  0:18   ` Alistair Francis
2024-05-31 20:27 ` [PATCH v2 3/8] hw/riscv/virt.c: rename aplic nodename to 'interrupt-controller' Daniel Henrique Barboza
2024-06-05  0:30   ` Alistair Francis
2024-05-31 20:27 ` [PATCH v2 4/8] hw/riscv/virt.c: aplic DT: add 'qemu, aplic' to 'compatible' Daniel Henrique Barboza
2024-06-05  0:31   ` Alistair Francis
2024-05-31 20:27 ` [PATCH v2 5/8] hw/riscv/virt.c: aplic DT: rename prop to 'riscv, delegation' Daniel Henrique Barboza
2024-06-05  0:35   ` Alistair Francis
2024-05-31 20:27 ` [PATCH v2 6/8] hw/riscv/virt.c: change imsic nodename to 'interrupt-controller' Daniel Henrique Barboza
2024-06-05  0:35   ` Alistair Francis
2024-05-31 20:27 ` [PATCH v2 7/8] hw/riscv/virt.c: imsics DT: add 'qemu, imsics' to 'compatible' Daniel Henrique Barboza
2024-06-05  0:35   ` Alistair Francis [this message]
2024-05-31 20:27 ` [PATCH v2 8/8] hw/riscv/virt.c: imsics DT: add '#msi-cells' Daniel Henrique Barboza
2024-06-05  0:36   ` Alistair Francis
2024-06-04 11:28 ` [PATCH v2 0/8] hw/riscv/virt.c: aplic/imsic DT fixes Conor Dooley
2024-06-05  0:43 ` Alistair Francis

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAKmqyKPzTyE8Rnso7Si_6MseB11OROxZjQAAVb-vL27A1ypbGQ@mail.gmail.com \
    --to=alistair23@gmail.com \
    --cc=ajones@ventanamicro.com \
    --cc=alistair.francis@wdc.com \
    --cc=apatel@ventanamicro.com \
    --cc=bmeng@tinylab.org \
    --cc=conor@kernel.org \
    --cc=dbarboza@ventanamicro.com \
    --cc=liwei1518@gmail.com \
    --cc=palmer@rivosinc.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-riscv@nongnu.org \
    --cc=zhiwei_liu@linux.alibaba.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).