From: Bernhard Beschow <shentey@gmail.com>
To: BALATON Zoltan <balaton@eik.bme.hu>,
qemu-devel@nongnu.org, qemu-ppc@nongnu.org
Cc: Gerd Hoffmann <kraxel@redhat.com>,
Daniel Henrique Barboza <danielhb413@gmail.com>,
Peter Maydell <peter.maydell@linaro.org>,
philmd@linaro.org, ReneEngel80@emailn.de
Subject: Re: [PATCH v5 5/7] hw/isa/vt82c686: Work around missing level sensitive irq in i8259 model
Date: Wed, 01 Mar 2023 06:49:01 +0000 [thread overview]
Message-ID: <CC88085A-C269-4BCF-8CFD-EB3B457533C9@gmail.com> (raw)
In-Reply-To: <cd0b323bb88df202e36014f950c0eb13a9fafd54.1677628524.git.balaton@eik.bme.hu>
Am 1. März 2023 00:17:11 UTC schrieb BALATON Zoltan <balaton@eik.bme.hu>:
>MorphOS sets the ISA PIC to level sensitive mode but QEMU does not
>support that so this causes a freeze if multiple devices try to raise
>a shared interrupt. Work around it by lowering the interrupt before
>raising it again if it is already raised. This could be reverted when
>the i8259 model is fixed.
>
>Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
>---
> hw/isa/vt82c686.c | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
>diff --git a/hw/isa/vt82c686.c b/hw/isa/vt82c686.c
>index 018a119964..3e44a51f92 100644
>--- a/hw/isa/vt82c686.c
>+++ b/hw/isa/vt82c686.c
>@@ -549,6 +549,7 @@ struct ViaISAState {
> PCIDevice dev;
> qemu_irq cpu_intr;
> qemu_irq *isa_irqs_in;
>+ uint16_t isa_irqs_state;
> ViaSuperIOState via_sio;
> MC146818RtcState rtc;
> PCIIDEState ide;
>@@ -636,6 +637,14 @@ static void via_isa_set_pci_irq(void *opaque, int irq_num, int level)
> pic_level |= pci_bus_get_irq_level(bus, i);
> }
> }
>+ /* FIXME: workaround for i8259: level sensitive irq not supported */
>+ if ((s->isa_irqs_state & BIT(pic_irq)) && pic_level) {
>+ qemu_irq_lower(s->isa_irqs_in[pic_irq]);
>+ } else if (pic_level) {
>+ s->isa_irqs_state |= BIT(pic_irq);
>+ } else {
>+ s->isa_irqs_state &= ~BIT(pic_irq);
>+ }
Let's not clutter the device model with workarounds which quickly snowball into unmaintainable code. Please fix the i8259 instead.
> /* Now we change the pic irq level according to the via irq mappings. */
> qemu_set_irq(s->isa_irqs_in[pic_irq], pic_level);
> }
next prev parent reply other threads:[~2023-03-01 6:49 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-01 0:17 [PATCH v5 0/7] Pegasos2 fixes and audio output support BALATON Zoltan
2023-03-01 0:17 ` [PATCH v5 1/7] hw/display/sm501: Add debug property to control pixman usage BALATON Zoltan
2023-03-02 21:51 ` BALATON Zoltan
2023-03-01 0:17 ` [PATCH v5 2/7] Revert "hw/isa/vt82c686: Remove intermediate IRQ forwarder" BALATON Zoltan
2023-03-01 0:33 ` BALATON Zoltan
2023-03-01 6:43 ` Bernhard Beschow
2023-03-01 11:17 ` BALATON Zoltan
2023-03-02 10:41 ` Philippe Mathieu-Daudé
2023-03-02 10:44 ` Philippe Mathieu-Daudé
2023-03-02 12:37 ` BALATON Zoltan
2023-03-02 12:46 ` Philippe Mathieu-Daudé
2023-03-01 0:17 ` [PATCH v5 3/7] hw/isa/vt82c686: Implement PCI IRQ routing BALATON Zoltan
2023-03-01 6:38 ` Bernhard Beschow
2023-03-01 11:15 ` BALATON Zoltan
2023-03-01 21:08 ` Bernhard Beschow
2023-03-01 21:27 ` BALATON Zoltan
2023-03-01 0:17 ` [PATCH v5 4/7] hw/ppc/pegasos2: Fix PCI interrupt routing BALATON Zoltan
2023-03-03 9:17 ` Daniel Henrique Barboza
2023-03-01 0:17 ` [PATCH v5 5/7] hw/isa/vt82c686: Work around missing level sensitive irq in i8259 model BALATON Zoltan
2023-03-01 6:49 ` Bernhard Beschow [this message]
2023-03-01 11:27 ` BALATON Zoltan
2023-03-01 11:52 ` David Woodhouse
2023-03-01 13:18 ` BALATON Zoltan
2023-03-01 14:05 ` David Woodhouse
2023-03-01 18:01 ` BALATON Zoltan
2023-03-01 21:53 ` David Woodhouse
2023-03-01 22:47 ` BALATON Zoltan
2023-03-02 8:59 ` David Woodhouse
2023-03-02 9:06 ` [PATCH] hw/intc/i8259: Implement legacy LTIM Edge/Level Bank Select David Woodhouse
2023-03-02 9:58 ` David Woodhouse
2023-03-02 12:35 ` BALATON Zoltan
2023-03-02 21:46 ` [PATCH v5 5/7] hw/isa/vt82c686: Work around missing level sensitive irq in i8259 model BALATON Zoltan
2023-03-01 20:58 ` Bernhard Beschow
2023-03-01 0:17 ` [PATCH v5 6/7] hw/usb/vt82c686-uhci-pci: Use PCI IRQ routing BALATON Zoltan
2023-03-01 0:17 ` [PATCH v5 7/7] hw/audio/via-ac97: Basic implementation of audio playback BALATON Zoltan
2023-03-02 21:59 ` BALATON Zoltan
2023-03-03 6:57 ` Volker Rümelin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CC88085A-C269-4BCF-8CFD-EB3B457533C9@gmail.com \
--to=shentey@gmail.com \
--cc=ReneEngel80@emailn.de \
--cc=balaton@eik.bme.hu \
--cc=danielhb413@gmail.com \
--cc=kraxel@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=philmd@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).