From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1HUW0Y-0002JV-RY
	for qemu-devel@nongnu.org; Thu, 22 Mar 2007 18:43:46 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1HUW0Y-0002JJ-Ey
	for qemu-devel@nongnu.org; Thu, 22 Mar 2007 18:43:46 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1HUW0Y-0002JG-C9
	for qemu-devel@nongnu.org; Thu, 22 Mar 2007 17:43:46 -0500
Received: from savannah.gnu.org ([199.232.41.3])
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <l_indien@magic.fr>) id 1HUVyi-00048n-2I
	for qemu-devel@nongnu.org; Thu, 22 Mar 2007 18:41:52 -0400
Received: from cvs.savannah.gnu.org ([199.232.41.69] helo=savannah.gnu.org)
	by savannah.gnu.org with esmtp (Exim 4.50) id 1HUVyh-00061j-8M
	for qemu-devel@nongnu.org; Thu, 22 Mar 2007 22:41:51 +0000
Received: from j_mayer by savannah.gnu.org with local (Exim 4.50)
	id 1HUVyg-00061f-UR
	for qemu-devel@nongnu.org; Thu, 22 Mar 2007 22:41:51 +0000
Message-Id: <E1HUVyg-00061f-UR@savannah.gnu.org>
From: Jocelyn Mayer <l_indien@magic.fr>
Date: Thu, 22 Mar 2007 22:41:50 +0000
Subject: [Qemu-devel] qemu/target-ppc cpu.h op.c translate.c
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

CVSROOT:	/sources/qemu
Module name:	qemu
Changes by:	Jocelyn Mayer <j_mayer>	07/03/22 22:41:50

Modified files:
	target-ppc     : cpu.h op.c translate.c 

Log message:
	PowerPC improvments:
	- add missing 64 bits rotate instructions
	- safely define TARGET_PPCSPE when 64 bits registers are used
	  a separate target will be needed to use it in 32 bits mode on 32 bits hosts.

CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/cpu.h?cvsroot=qemu&r1=1.28&r2=1.29
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/op.c?cvsroot=qemu&r1=1.28&r2=1.29
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/translate.c?cvsroot=qemu&r1=1.49&r2=1.50