From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Hp1C6-0006g9-BT
	for qemu-devel@nongnu.org; Fri, 18 May 2007 08:04:26 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Hp1C4-0006fx-TD
	for qemu-devel@nongnu.org; Fri, 18 May 2007 08:04:26 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Hp1C4-0006fu-NJ
	for qemu-devel@nongnu.org; Fri, 18 May 2007 08:04:24 -0400
Received: from savannah.gnu.org ([199.232.41.3] helo=sv.gnu.org)
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <ths@networkno.de>) id 1Hp13r-0004ph-Gl
	for qemu-devel@nongnu.org; Fri, 18 May 2007 07:55:55 -0400
Received: from cvs.savannah.gnu.org ([199.232.41.69] helo=cvs)
	by sv.gnu.org with esmtp (Exim 4.63)
	(envelope-from <ths@networkno.de>) id 1Hp13q-0000Ih-NT
	for qemu-devel@nongnu.org; Fri, 18 May 2007 11:55:54 +0000
Received: from ths by cvs with local (Exim 4.63)
	(envelope-from <ths@savannah.gnu.org>) id 1Hp13q-0000Ib-Hq
	for qemu-devel@nongnu.org; Fri, 18 May 2007 11:55:54 +0000
Message-Id: <E1Hp13q-0000Ib-Hq@cvs>
From: Thiemo Seufer <ths@networkno.de>
Date: Fri, 18 May 2007 11:55:54 +0000
Subject: [Qemu-devel] qemu/target-mips cpu.h exec.h op.c op_helper.c ...
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

CVSROOT:	/sources/qemu
Module name:	qemu
Changes by:	Thiemo Seufer <ths>	07/05/18 11:55:54

Modified files:
	target-mips    : cpu.h exec.h op.c op_helper.c translate.c 

Log message:
	- Move FPU exception handling into helper functions, since they are big.
	- Fix FP-conditional branches.
	- Check FPU register mode at runtime, not translation time, as the F64
	  status bit can change.

CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/cpu.h?cvsroot=qemu&r1=1.33&r2=1.34
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/exec.h?cvsroot=qemu&r1=1.27&r2=1.28
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/op.c?cvsroot=qemu&r1=1.56&r2=1.57
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/op_helper.c?cvsroot=qemu&r1=1.46&r2=1.47
http://cvs.savannah.gnu.org/viewcvs/qemu/target-mips/translate.c?cvsroot=qemu&r1=1.79&r2=1.80