* [Qemu-devel] qemu/target-ppc cpu.h helper.c
@ 2007-03-31 11:10 Jocelyn Mayer
0 siblings, 0 replies; 4+ messages in thread
From: Jocelyn Mayer @ 2007-03-31 11:10 UTC (permalink / raw)
To: qemu-devel
CVSROOT: /sources/qemu
Module name: qemu
Changes by: Jocelyn Mayer <j_mayer> 07/03/31 11:10:49
Modified files:
target-ppc : cpu.h helper.c
Log message:
As embedded PowerPC TLB model is very different from PowerPC 6xx ones,
define ppc_tlb_t as an union of the two.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/cpu.h?cvsroot=qemu&r1=1.34&r2=1.35
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/helper.c?cvsroot=qemu&r1=1.36&r2=1.37
^ permalink raw reply [flat|nested] 4+ messages in thread
* [Qemu-devel] qemu/target-ppc cpu.h helper.c
@ 2007-09-21 5:23 Jocelyn Mayer
0 siblings, 0 replies; 4+ messages in thread
From: Jocelyn Mayer @ 2007-09-21 5:23 UTC (permalink / raw)
To: qemu-devel
CVSROOT: /sources/qemu
Module name: qemu
Changes by: Jocelyn Mayer <j_mayer> 07/09/21 05:23:26
Modified files:
target-ppc : cpu.h helper.c
Log message:
Make CPU hflags be a masked version of the PowerPC MSR.
As a side effect, avoid potential bits shadowing in TB flags on 64 bits BookE.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/cpu.h?cvsroot=qemu&r1=1.55&r2=1.56
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/helper.c?cvsroot=qemu&r1=1.54&r2=1.55
^ permalink raw reply [flat|nested] 4+ messages in thread
* [Qemu-devel] qemu/target-ppc cpu.h helper.c
@ 2007-09-30 0:50 Jocelyn Mayer
0 siblings, 0 replies; 4+ messages in thread
From: Jocelyn Mayer @ 2007-09-30 0:50 UTC (permalink / raw)
To: qemu-devel
CVSROOT: /sources/qemu
Module name: qemu
Changes by: Jocelyn Mayer <j_mayer> 07/09/30 00:50:23
Modified files:
target-ppc : cpu.h helper.c
Log message:
XER is to be treated as a 64 bits register on 64 bits implementations,
according to the PowerPC 2.04 specification.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/cpu.h?cvsroot=qemu&r1=1.64&r2=1.65
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/helper.c?cvsroot=qemu&r1=1.59&r2=1.60
^ permalink raw reply [flat|nested] 4+ messages in thread
* [Qemu-devel] qemu/target-ppc cpu.h helper.c
@ 2007-10-14 10:21 Jocelyn Mayer
0 siblings, 0 replies; 4+ messages in thread
From: Jocelyn Mayer @ 2007-10-14 10:21 UTC (permalink / raw)
To: qemu-devel
CVSROOT: /sources/qemu
Module name: qemu
Changes by: Jocelyn Mayer <j_mayer> 07/10/14 10:21:20
Modified files:
target-ppc : cpu.h helper.c
Log message:
Properly implement non-execute bit on PowerPC segments and PTEs.
Fix page protection bits for PowerPC 64 MMU.
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/cpu.h?cvsroot=qemu&r1=1.82&r2=1.83
http://cvs.savannah.gnu.org/viewcvs/qemu/target-ppc/helper.c?cvsroot=qemu&r1=1.79&r2=1.80
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2007-10-14 10:21 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2007-09-21 5:23 [Qemu-devel] qemu/target-ppc cpu.h helper.c Jocelyn Mayer
-- strict thread matches above, loose matches on Subject: below --
2007-10-14 10:21 Jocelyn Mayer
2007-09-30 0:50 Jocelyn Mayer
2007-03-31 11:10 Jocelyn Mayer
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).