From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1JfN3T-0004A9-Hj
	for qemu-devel@nongnu.org; Fri, 28 Mar 2008 18:28:11 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1JfN3S-00048a-Io
	for qemu-devel@nongnu.org; Fri, 28 Mar 2008 18:28:10 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1JfN3S-00048S-Fw
	for qemu-devel@nongnu.org; Fri, 28 Mar 2008 18:28:10 -0400
Received: from savannah.gnu.org ([199.232.41.3] helo=sv.gnu.org)
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <aurelien@aurel32.net>)
	id 1JfN3S-0001k8-DJ
	for qemu-devel@nongnu.org; Fri, 28 Mar 2008 18:28:10 -0400
Received: from cvs.savannah.gnu.org ([199.232.41.69])
	by sv.gnu.org with esmtp (Exim 4.63)
	(envelope-from <aurelien@aurel32.net>) id 1JfN3R-0007rb-Fn
	for qemu-devel@nongnu.org; Fri, 28 Mar 2008 22:28:09 +0000
Received: from aurel32 by cvs.savannah.gnu.org with local (Exim 4.63)
	(envelope-from <aurel32@savannah.gnu.org>) id 1JfN3R-0007rU-6W
	for qemu-devel@nongnu.org; Fri, 28 Mar 2008 22:28:09 +0000
Message-Id: <E1JfN3R-0007rU-6W@cvs.savannah.gnu.org>
From: Aurelien Jarno <aurelien@aurel32.net>
Date: Fri, 28 Mar 2008 22:28:09 +0000
Subject: [Qemu-devel] qemu/hw pc.c
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org

CVSROOT:	/sources/qemu
Module name:	qemu
Changes by:	Aurelien Jarno <aurel32>	08/03/28 22:28:09

Modified files:
	hw             : pc.c 

Log message:
	Tell BIOS about the number of CPUs
	
	Previously, the BIOS would probe the CPUs for SMP guests.  This tends to be
	very unreliably because of startup timing issues.  By passing the number of
	CPUs in the CMOS, the BIOS can detect the number of CPUs much more reliably.
	
	(Anthony Liguori)

CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/qemu/hw/pc.c?cvsroot=qemu&r1=1.99&r2=1.100