From: Conor Dooley <conor@kernel.org>
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, alistair.francis@wdc.com
Subject: Re: [PATCH v10 0/3] hw/riscv: handle kernel_entry high bits with 32bit CPUs
Date: Thu, 2 Feb 2023 17:25:38 +0000 [thread overview]
Message-ID: <Y9vyEp8ghrbqssJO@spud> (raw)
In-Reply-To: <20230202135810.1657792-1-dbarboza@ventanamicro.com>
[-- Attachment #1: Type: text/plain, Size: 1853 bytes --]
On Thu, Feb 02, 2023 at 10:58:07AM -0300, Daniel Henrique Barboza wrote:
> Hi,
>
> This new version removed the translate_fn() from patch 1 because it
> wasn't removing the sign-extension for pentry as we thought it would.
> A more detailed explanation is given in the commit msg of patch 1.
>
> We're now retrieving the 'lowaddr' value from load_elf_ram_sym() and
> using it when we're running a 32-bit CPU. This worked with 32 bit
> 'virt' machine booting with the -kernel option.
>
> If this approach doesn't work for the Xvisor use case, IMO we should
> just filter kernel_load_addr bits directly as we were doing a handful of
> versions ago.
>
> Patches are based on current riscv-to-apply.next.
>
> Changes from v9:
> - patch 1:
> - removed the translate_fn() callback
> - return 'kernel_low' when running a 32-bit CPU
> - v9 link: https://lists.gnu.org/archive/html/qemu-devel/2023-01/msg04509.html
I think my T-b got lost last time around, but I gave this version a
whirl too & things are working for me as they were before on Icicle.
For the series:
Tested-by: Conor Dooley <conor.dooley@microchip.com>
Thanks,
Conor.
>
> Daniel Henrique Barboza (3):
> hw/riscv: handle 32 bit CPUs kernel_addr in riscv_load_kernel()
> hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()
> hw/riscv/boot.c: make riscv_load_initrd() static
>
> hw/riscv/boot.c | 96 +++++++++++++++++++++++---------------
> hw/riscv/microchip_pfsoc.c | 12 +----
> hw/riscv/opentitan.c | 4 +-
> hw/riscv/sifive_e.c | 4 +-
> hw/riscv/sifive_u.c | 12 +----
> hw/riscv/spike.c | 14 ++----
> hw/riscv/virt.c | 12 +----
> include/hw/riscv/boot.h | 3 +-
> 8 files changed, 76 insertions(+), 81 deletions(-)
>
> --
> 2.39.1
>
>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
next prev parent reply other threads:[~2023-02-02 17:26 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-02 13:58 [PATCH v10 0/3] hw/riscv: handle kernel_entry high bits with 32bit CPUs Daniel Henrique Barboza
2023-02-02 13:58 ` [PATCH v10 1/3] hw/riscv: handle 32 bit CPUs kernel_addr in riscv_load_kernel() Daniel Henrique Barboza
2023-02-03 5:10 ` Alistair Francis
2023-02-03 5:39 ` Bin Meng
2023-02-03 10:31 ` Daniel Henrique Barboza
2023-02-03 10:45 ` Bin Meng
2023-02-03 21:00 ` Daniel Henrique Barboza
2023-02-04 12:03 ` Alistair Francis
2023-02-02 13:58 ` [PATCH v10 2/3] hw/riscv/boot.c: consolidate all kernel init " Daniel Henrique Barboza
2023-02-02 13:58 ` [PATCH v10 3/3] hw/riscv/boot.c: make riscv_load_initrd() static Daniel Henrique Barboza
2023-02-02 17:25 ` Conor Dooley [this message]
2023-02-02 18:37 ` [PATCH v10 0/3] hw/riscv: handle kernel_entry high bits with 32bit CPUs Daniel Henrique Barboza
2023-02-02 18:46 ` Conor Dooley
2023-02-02 18:50 ` Daniel Henrique Barboza
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y9vyEp8ghrbqssJO@spud \
--to=conor@kernel.org \
--cc=alistair.francis@wdc.com \
--cc=dbarboza@ventanamicro.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).