From: Ethan Chen via <qemu-devel@nongnu.org> To: Peter Xu <peterx@redhat.com> Cc: qemu-devel@nongnu.org, "Paolo Bonzini" <pbonzini@redhat.com>, "David Hildenbrand" <david@redhat.com>, "Philippe Mathieu-Daudé" <philmd@linaro.org> Subject: Re: [PATCH 2/6] system/physmem: IOMMU: Invoke the translate_size function if it is implemented Date: Thu, 26 Oct 2023 14:48:14 +0800 [thread overview] Message-ID: <ZToLrlSX56GkeQQW@ethan84-VirtualBox> (raw) In-Reply-To: <ZTkw4itrYANXm4qR@x1n> On Wed, Oct 25, 2023 at 11:14:42AM -0400, Peter Xu wrote: > On Wed, Oct 25, 2023 at 01:14:26PM +0800, Ethan Chen wrote: > > Signed-off-by: Ethan Chen <ethan84@andestech.com> > > --- > > system/physmem.c | 9 +++++++-- > > 1 file changed, 7 insertions(+), 2 deletions(-) > > > > diff --git a/system/physmem.c b/system/physmem.c > > index fc2b0fee01..53b6ab735c 100644 > > --- a/system/physmem.c > > +++ b/system/physmem.c > > @@ -432,8 +432,13 @@ static MemoryRegionSection address_space_translate_iommu(IOMMUMemoryRegion *iomm > > iommu_idx = imrc->attrs_to_index(iommu_mr, attrs); > > } > > > > - iotlb = imrc->translate(iommu_mr, addr, is_write ? > > - IOMMU_WO : IOMMU_RO, iommu_idx); > > + if (imrc->translate_size) { > > + iotlb = imrc->translate_size(iommu_mr, addr, *plen_out, is_write ? > > + IOMMU_WO : IOMMU_RO, iommu_idx); > > + } else { > > + iotlb = imrc->translate(iommu_mr, addr, is_write ? > > + IOMMU_WO : IOMMU_RO, iommu_idx); > > + } > > Currently the translation size is encoded in iotlb.addr_mask. Can riscv do > the same? Riscv do the same, so translation size may be reduced by iotlb.addr_mask. > > For example, lookup addr in match_entry_md() ranges, report size back into > iotlb.addr_mask, rather than enforcing *plen_out range always resides in > one translation only. > > IMHO it's actually legal if *plen_out covers more than one IOMMU > translations. QEMU memory core should have taken care of that by > separately translate the ranges and apply RW on top. With current proposal > of translate_size() I think it'll fail instead, which is not wanted. > My target is to support IOPMP partially hit error. IOPMP checks whole memory access region is in the same entry. If not, reject the access instead of modify the access size. Because most of IOPMP permisson checking features can be implemented by current IOMMU class, so I add this function in IOMMU class. There may be other more suitable ways to support partially hit error. > Thanks, > > -- > Peter Xu > Thanks, Ethan Chen
WARNING: multiple messages have this Message-ID (diff)
From: Ethan Chen <ethan84@andestech.com> To: Peter Xu <peterx@redhat.com> Cc: qemu-devel@nongnu.org, "Paolo Bonzini" <pbonzini@redhat.com>, "David Hildenbrand" <david@redhat.com>, "Philippe Mathieu-Daudé" <philmd@linaro.org> Subject: Re: [PATCH 2/6] system/physmem: IOMMU: Invoke the translate_size function if it is implemented Date: Thu, 26 Oct 2023 14:48:14 +0800 [thread overview] Message-ID: <ZToLrlSX56GkeQQW@ethan84-VirtualBox> (raw) Message-ID: <20231026064814.pVdf3BuPfzWh2oUsLQliqdJXLcWk9nqkDgkKhQYsRHg@z> (raw) In-Reply-To: <ZTkw4itrYANXm4qR@x1n> On Wed, Oct 25, 2023 at 11:14:42AM -0400, Peter Xu wrote: > On Wed, Oct 25, 2023 at 01:14:26PM +0800, Ethan Chen wrote: > > Signed-off-by: Ethan Chen <ethan84@andestech.com> > > --- > > system/physmem.c | 9 +++++++-- > > 1 file changed, 7 insertions(+), 2 deletions(-) > > > > diff --git a/system/physmem.c b/system/physmem.c > > index fc2b0fee01..53b6ab735c 100644 > > --- a/system/physmem.c > > +++ b/system/physmem.c > > @@ -432,8 +432,13 @@ static MemoryRegionSection address_space_translate_iommu(IOMMUMemoryRegion *iomm > > iommu_idx = imrc->attrs_to_index(iommu_mr, attrs); > > } > > > > - iotlb = imrc->translate(iommu_mr, addr, is_write ? > > - IOMMU_WO : IOMMU_RO, iommu_idx); > > + if (imrc->translate_size) { > > + iotlb = imrc->translate_size(iommu_mr, addr, *plen_out, is_write ? > > + IOMMU_WO : IOMMU_RO, iommu_idx); > > + } else { > > + iotlb = imrc->translate(iommu_mr, addr, is_write ? > > + IOMMU_WO : IOMMU_RO, iommu_idx); > > + } > > Currently the translation size is encoded in iotlb.addr_mask. Can riscv do > the same? Riscv do the same, so translation size may be reduced by iotlb.addr_mask. > > For example, lookup addr in match_entry_md() ranges, report size back into > iotlb.addr_mask, rather than enforcing *plen_out range always resides in > one translation only. > > IMHO it's actually legal if *plen_out covers more than one IOMMU > translations. QEMU memory core should have taken care of that by > separately translate the ranges and apply RW on top. With current proposal > of translate_size() I think it'll fail instead, which is not wanted. > My target is to support IOPMP partially hit error. IOPMP checks whole memory access region is in the same entry. If not, reject the access instead of modify the access size. Because most of IOPMP permisson checking features can be implemented by current IOMMU class, so I add this function in IOMMU class. There may be other more suitable ways to support partially hit error. > Thanks, > > -- > Peter Xu > Thanks, Ethan Chen
next prev parent reply other threads:[~2023-10-26 6:49 UTC|newest] Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top 2023-10-25 5:14 [PATCH 0/6] Support RISC-V IOPMP Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-25 5:14 ` [PATCH 1/6] exec/memory: Introduce the translate_size function within the IOMMU class Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-25 14:56 ` David Hildenbrand 2023-10-26 7:14 ` Ethan Chen via 2023-10-26 7:14 ` Ethan Chen 2023-10-26 7:26 ` David Hildenbrand 2023-10-25 5:14 ` [PATCH 2/6] system/physmem: IOMMU: Invoke the translate_size function if it is implemented Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-25 15:14 ` Peter Xu 2023-10-26 6:48 ` Ethan Chen via [this message] 2023-10-26 6:48 ` Ethan Chen 2023-10-26 14:20 ` Peter Xu 2023-10-27 3:28 ` Ethan Chen via 2023-10-27 3:28 ` Ethan Chen 2023-10-27 16:02 ` Peter Xu 2023-10-27 16:13 ` Peter Xu 2023-10-30 6:00 ` Ethan Chen via 2023-10-30 6:00 ` Ethan Chen 2023-10-30 15:02 ` Peter Xu 2023-10-31 8:52 ` Ethan Chen via 2023-10-31 8:52 ` Ethan Chen 2023-10-25 5:14 ` [PATCH 3/6] exec/memattrs: Add iopmp source id to MemTxAttrs Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-25 5:14 ` [PATCH 4/6] Add RISC-V IOPMP support Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-25 5:14 ` [PATCH 5/6] hw/dma: Add Andes ATCDMAC300 support Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-25 5:14 ` [PATCH 6/6] hw/riscv/virt: Add IOPMP support Ethan Chen via 2023-10-25 5:14 ` Ethan Chen 2023-10-26 12:02 ` [PATCH 0/6] Support RISC-V IOPMP Ethan Chen via 2023-10-26 12:02 ` Ethan Chen
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=ZToLrlSX56GkeQQW@ethan84-VirtualBox \ --to=qemu-devel@nongnu.org \ --cc=david@redhat.com \ --cc=ethan84@andestech.com \ --cc=pbonzini@redhat.com \ --cc=peterx@redhat.com \ --cc=philmd@linaro.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).