From: Zhao Liu <zhao1.liu@linux.intel.com>
To: Xiaoyao Li <xiaoyao.li@intel.com>
Cc: Eduardo Habkost <eduardo@habkost.net>,
Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
"Michael S . Tsirkin" <mst@redhat.com>,
Richard Henderson <richard.henderson@linaro.org>,
Paolo Bonzini <pbonzini@redhat.com>,
Marcelo Tosatti <mtosatti@redhat.com>,
qemu-devel@nongnu.org, kvm@vger.kernel.org,
Zhenyu Wang <zhenyu.z.wang@intel.com>,
Zhuocheng Ding <zhuocheng.ding@intel.com>,
Zhao Liu <zhao1.liu@intel.com>, Babu Moger <babu.moger@amd.com>,
Yongwei Ma <yongwei.ma@intel.com>
Subject: Re: [PATCH v7 09/16] i386: Support module_id in X86CPUTopoIDs
Date: Mon, 15 Jan 2024 11:52:39 +0800 [thread overview]
Message-ID: <ZaSsB02WExMtivW8@intel.com> (raw)
In-Reply-To: <1b2dd718-5968-4036-8b80-fd456058dce6@intel.com>
Hi Xiaoyao,
On Sun, Jan 14, 2024 at 08:42:00PM +0800, Xiaoyao Li wrote:
> Date: Sun, 14 Jan 2024 20:42:00 +0800
> From: Xiaoyao Li <xiaoyao.li@intel.com>
> Subject: Re: [PATCH v7 09/16] i386: Support module_id in X86CPUTopoIDs
>
> On 1/8/2024 4:27 PM, Zhao Liu wrote:
> > From: Zhuocheng Ding <zhuocheng.ding@intel.com>
> >
> > Add module_id member in X86CPUTopoIDs.
> >
> > module_id can be parsed from APIC ID, so also update APIC ID parsing
> > rule to support module level. With this support, the conversions with
> > module level between X86CPUTopoIDs, X86CPUTopoInfo and APIC ID are
> > completed.
> >
> > module_id can be also generated from cpu topology, and before i386
> > supports "clusters" in smp, the default "clusters per die" is only 1,
> > thus the module_id generated in this way is 0, so that it will not
> > conflict with the module_id generated by APIC ID.
> >
> > Signed-off-by: Zhuocheng Ding <zhuocheng.ding@intel.com>
> > Co-developed-by: Zhao Liu <zhao1.liu@intel.com>
> > Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
> > Tested-by: Babu Moger <babu.moger@amd.com>
> > Tested-by: Yongwei Ma <yongwei.ma@intel.com>
> > Acked-by: Michael S. Tsirkin <mst@redhat.com>
> > ---
> > Changes since v1:
> > * Merge the patch "i386: Update APIC ID parsing rule to support module
> > level" into this one. (Yanan)
> > * Move the apicid_module_width() and apicid_module_offset() support
> > into the previous modules_per_die related patch. (Yanan)
> > ---
> > hw/i386/x86.c | 28 +++++++++++++++++++++-------
> > include/hw/i386/topology.h | 17 +++++++++++++----
> > 2 files changed, 34 insertions(+), 11 deletions(-)
> >
> > diff --git a/hw/i386/x86.c b/hw/i386/x86.c
> > index 85b847ac7914..5269aae3a5c2 100644
> > --- a/hw/i386/x86.c
> > +++ b/hw/i386/x86.c
> > @@ -315,11 +315,11 @@ void x86_cpu_pre_plug(HotplugHandler *hotplug_dev,
> > /*
> > * If APIC ID is not set,
> > - * set it based on socket/die/core/thread properties.
> > + * set it based on socket/die/cluster/core/thread properties.
> > */
> > if (cpu->apic_id == UNASSIGNED_APIC_ID) {
> > - int max_socket = (ms->smp.max_cpus - 1) /
> > - smp_threads / smp_cores / ms->smp.dies;
> > + int max_socket = (ms->smp.max_cpus - 1) / smp_threads / smp_cores /
> > + ms->smp.clusters / ms->smp.dies;
> > /*
> > * die-id was optional in QEMU 4.0 and older, so keep it optional
> > @@ -366,17 +366,27 @@ void x86_cpu_pre_plug(HotplugHandler *hotplug_dev,
> > topo_ids.die_id = cpu->die_id;
> > topo_ids.core_id = cpu->core_id;
> > topo_ids.smt_id = cpu->thread_id;
> > +
> > + /*
> > + * TODO: This is the temporary initialization for topo_ids.module_id to
> > + * avoid "maybe-uninitialized" compilation errors. Will remove when
> > + * X86CPU supports cluster_id.
> > + */
> > + topo_ids.module_id = 0;
> >
>
> if you put patch 10 before this patch, then we don't need this trick.
Then, we need another trick to resolve "cpu->cluster_id = topo_ids.module_id;"
in patch 10. ;-)
Thanks,
Zhao
>
> > cpu->apic_id = x86_apicid_from_topo_ids(&topo_info, &topo_ids);
> > }
> > cpu_slot = x86_find_cpu_slot(MACHINE(x86ms), cpu->apic_id, &idx);
> > if (!cpu_slot) {
> > x86_topo_ids_from_apicid(cpu->apic_id, &topo_info, &topo_ids);
> > +
> > error_setg(errp,
> > - "Invalid CPU [socket: %u, die: %u, core: %u, thread: %u] with"
> > - " APIC ID %" PRIu32 ", valid index range 0:%d",
> > - topo_ids.pkg_id, topo_ids.die_id, topo_ids.core_id, topo_ids.smt_id,
> > - cpu->apic_id, ms->possible_cpus->len - 1);
> > + "Invalid CPU [socket: %u, die: %u, module: %u, core: %u, thread: %u]"
> > + " with APIC ID %" PRIu32 ", valid index range 0:%d",
> > + topo_ids.pkg_id, topo_ids.die_id, topo_ids.module_id,
> > + topo_ids.core_id, topo_ids.smt_id, cpu->apic_id,
> > + ms->possible_cpus->len - 1);
> > return;
> > }
> > @@ -502,6 +512,10 @@ const CPUArchIdList *x86_possible_cpu_arch_ids(MachineState *ms)
> > ms->possible_cpus->cpus[i].props.has_die_id = true;
> > ms->possible_cpus->cpus[i].props.die_id = topo_ids.die_id;
> > }
> > + if (ms->smp.clusters > 1) {
> > + ms->possible_cpus->cpus[i].props.has_cluster_id = true;
> > + ms->possible_cpus->cpus[i].props.cluster_id = topo_ids.module_id;
> > + }
> > ms->possible_cpus->cpus[i].props.has_core_id = true;
> > ms->possible_cpus->cpus[i].props.core_id = topo_ids.core_id;
> > ms->possible_cpus->cpus[i].props.has_thread_id = true;
> > diff --git a/include/hw/i386/topology.h b/include/hw/i386/topology.h
> > index 517e51768c13..ed1f3d6c1d5e 100644
> > --- a/include/hw/i386/topology.h
> > +++ b/include/hw/i386/topology.h
> > @@ -50,6 +50,7 @@ typedef uint32_t apic_id_t;
> > typedef struct X86CPUTopoIDs {
> > unsigned pkg_id;
> > unsigned die_id;
> > + unsigned module_id;
> > unsigned core_id;
> > unsigned smt_id;
> > } X86CPUTopoIDs;
> > @@ -127,6 +128,7 @@ static inline apic_id_t x86_apicid_from_topo_ids(X86CPUTopoInfo *topo_info,
> > {
> > return (topo_ids->pkg_id << apicid_pkg_offset(topo_info)) |
> > (topo_ids->die_id << apicid_die_offset(topo_info)) |
> > + (topo_ids->module_id << apicid_module_offset(topo_info)) |
> > (topo_ids->core_id << apicid_core_offset(topo_info)) |
> > topo_ids->smt_id;
> > }
> > @@ -140,12 +142,16 @@ static inline void x86_topo_ids_from_idx(X86CPUTopoInfo *topo_info,
> > X86CPUTopoIDs *topo_ids)
> > {
> > unsigned nr_dies = topo_info->dies_per_pkg;
> > - unsigned nr_cores = topo_info->cores_per_module *
> > - topo_info->modules_per_die;
> > + unsigned nr_modules = topo_info->modules_per_die;
> > + unsigned nr_cores = topo_info->cores_per_module;
> > unsigned nr_threads = topo_info->threads_per_core;
> > - topo_ids->pkg_id = cpu_index / (nr_dies * nr_cores * nr_threads);
> > - topo_ids->die_id = cpu_index / (nr_cores * nr_threads) % nr_dies;
> > + topo_ids->pkg_id = cpu_index / (nr_dies * nr_modules *
> > + nr_cores * nr_threads);
> > + topo_ids->die_id = cpu_index / (nr_modules * nr_cores *
> > + nr_threads) % nr_dies;
> > + topo_ids->module_id = cpu_index / (nr_cores * nr_threads) %
> > + nr_modules;
> > topo_ids->core_id = cpu_index / nr_threads % nr_cores;
> > topo_ids->smt_id = cpu_index % nr_threads;
> > }
> > @@ -163,6 +169,9 @@ static inline void x86_topo_ids_from_apicid(apic_id_t apicid,
> > topo_ids->core_id =
> > (apicid >> apicid_core_offset(topo_info)) &
> > ~(0xFFFFFFFFUL << apicid_core_width(topo_info));
> > + topo_ids->module_id =
> > + (apicid >> apicid_module_offset(topo_info)) &
> > + ~(0xFFFFFFFFUL << apicid_module_width(topo_info));
> > topo_ids->die_id =
> > (apicid >> apicid_die_offset(topo_info)) &
> > ~(0xFFFFFFFFUL << apicid_die_width(topo_info));
>
next prev parent reply other threads:[~2024-01-15 3:40 UTC|newest]
Thread overview: 68+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-08 8:27 [PATCH v7 00/16] Support smp.clusters for x86 in QEMU Zhao Liu
2024-01-08 8:27 ` [PATCH v7 01/16] i386/cpu: Fix i/d-cache topology to core level for Intel CPU Zhao Liu
2024-01-08 8:27 ` [PATCH v7 02/16] i386/cpu: Use APIC ID offset to encode cache topo in CPUID[4] Zhao Liu
2024-01-10 9:31 ` Xiaoyao Li
2024-01-11 8:43 ` Zhao Liu
2024-01-14 14:11 ` Xiaoyao Li
2024-01-15 3:04 ` Zhao Liu
2024-01-15 3:51 ` Xiaoyao Li
2024-01-15 4:16 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 03/16] i386/cpu: Consolidate the use of topo_info in cpu_x86_cpuid() Zhao Liu
2024-01-10 11:52 ` Xiaoyao Li
2024-01-11 8:46 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 04/16] i386: Split topology types of CPUID[0x1F] from the definitions of CPUID[0xB] Zhao Liu
2024-01-08 8:27 ` [PATCH v7 05/16] i386: Decouple CPUID[0x1F] subleaf with specific topology level Zhao Liu
2024-01-11 3:19 ` Xiaoyao Li
2024-01-11 9:07 ` Zhao Liu
2024-01-23 9:56 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 06/16] i386: Introduce module-level cpu topology to CPUX86State Zhao Liu
2024-01-08 8:27 ` [PATCH v7 07/16] i386: Support modules_per_die in X86CPUTopoInfo Zhao Liu
2024-01-11 5:53 ` Xiaoyao Li
2024-01-11 9:18 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 08/16] i386: Expose module level in CPUID[0x1F] Zhao Liu
2024-01-11 6:04 ` Xiaoyao Li
2024-01-11 9:21 ` Zhao Liu
2024-01-15 3:25 ` Yuan Yao
2024-01-15 4:09 ` Zhao Liu
2024-01-15 4:34 ` Xiaoyao Li
2024-01-15 5:20 ` Yuan Yao
2024-01-15 6:20 ` Zhao Liu
2024-01-15 6:57 ` Yuan Yao
2024-01-15 7:20 ` Zhao Liu
2024-01-15 9:03 ` Yuan Yao
2024-01-15 6:12 ` Zhao Liu
2024-01-15 6:11 ` Xiaoyao Li
2024-01-15 6:35 ` Zhao Liu
2024-01-15 7:16 ` Xiaoyao Li
2024-01-15 15:46 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 09/16] i386: Support module_id in X86CPUTopoIDs Zhao Liu
2024-01-14 12:42 ` Xiaoyao Li
2024-01-15 3:52 ` Zhao Liu [this message]
2024-01-08 8:27 ` [PATCH v7 10/16] i386/cpu: Introduce cluster-id to X86CPU Zhao Liu
2024-01-14 13:49 ` Xiaoyao Li
2024-01-15 3:27 ` Zhao Liu
2024-01-15 4:18 ` Xiaoyao Li
2024-01-15 5:59 ` Zhao Liu
2024-01-15 7:45 ` Xiaoyao Li
2024-01-15 15:18 ` Zhao Liu
2024-01-16 16:40 ` Xiaoyao Li
2024-01-19 7:59 ` Zhao Liu
2024-01-26 3:37 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 11/16] tests: Add test case of APIC ID for module level parsing Zhao Liu
2024-01-08 8:27 ` [PATCH v7 12/16] hw/i386/pc: Support smp.clusters for x86 PC machine Zhao Liu
2024-01-08 8:27 ` [PATCH v7 13/16] i386: Add cache topology info in CPUCacheInfo Zhao Liu
2024-01-08 8:27 ` [PATCH v7 14/16] i386: Use CPUCacheInfo.share_level to encode CPUID[4] Zhao Liu
2024-01-14 14:31 ` Xiaoyao Li
2024-01-15 3:40 ` Zhao Liu
2024-01-15 4:25 ` Xiaoyao Li
2024-01-15 6:25 ` Zhao Liu
2024-01-15 7:00 ` Xiaoyao Li
2024-01-15 14:55 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 15/16] i386: Use offsets get NumSharingCache for CPUID[0x8000001D].EAX[bits 25:14] Zhao Liu
2024-01-14 14:42 ` Xiaoyao Li
2024-01-15 3:48 ` Zhao Liu
2024-01-15 4:27 ` Xiaoyao Li
2024-01-15 14:54 ` Zhao Liu
2024-01-08 8:27 ` [PATCH v7 16/16] i386: Use CPUCacheInfo.share_level to encode " Zhao Liu
2024-01-08 17:46 ` [PATCH v7 00/16] Support smp.clusters for x86 in QEMU Moger, Babu
2024-01-09 1:48 ` Zhao Liu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZaSsB02WExMtivW8@intel.com \
--to=zhao1.liu@linux.intel.com \
--cc=babu.moger@amd.com \
--cc=eduardo@habkost.net \
--cc=kvm@vger.kernel.org \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=xiaoyao.li@intel.com \
--cc=yongwei.ma@intel.com \
--cc=zhao1.liu@intel.com \
--cc=zhenyu.z.wang@intel.com \
--cc=zhuocheng.ding@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).