qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Mostafa Saleh <smostafa@google.com>
To: Eric Auger <eric.auger@redhat.com>
Cc: qemu-arm@nongnu.org, peter.maydell@linaro.org,
	qemu-devel@nongnu.org, jean-philippe@linaro.org,
	alex.bennee@linaro.org, maz@kernel.org, nicolinc@nvidia.com,
	julien@xen.org, richard.henderson@linaro.org,
	marcin.juszkiewicz@linaro.org
Subject: Re: [RFC PATCH v3 17/18] hw/arm/smmuv3: Add property for OAS
Date: Thu, 27 Jun 2024 11:50:16 +0000	[thread overview]
Message-ID: <Zn1R-BwOnSRpstw2@google.com> (raw)
In-Reply-To: <689f6ac7-86ce-482f-a59a-fd17f8a5216d@redhat.com>

Hi Eric,

On Tue, May 21, 2024 at 11:32:48AM +0200, Eric Auger wrote:
> Hi Mostafa,
> 
> On 4/29/24 05:24, Mostafa Saleh wrote:
> > Add property that sets the OAS of the SMMU, this in not used in this
> > patch.
> >
> > Signed-off-by: Mostafa Saleh <smostafa@google.com>
> > ---
> >  hw/arm/smmuv3-internal.h |  3 ++-
> >  hw/arm/smmuv3.c          | 29 ++++++++++++++++++++++++++++-
> >  include/hw/arm/smmuv3.h  |  1 +
> >  3 files changed, 31 insertions(+), 2 deletions(-)
> >
> > diff --git a/hw/arm/smmuv3-internal.h b/hw/arm/smmuv3-internal.h
> > index 0ebf2eebcf..dd91807624 100644
> > --- a/hw/arm/smmuv3-internal.h
> > +++ b/hw/arm/smmuv3-internal.h
> > @@ -111,7 +111,8 @@ REG32(IDR5,                0x14)
> >       FIELD(IDR5, VAX,        10, 2);
> >       FIELD(IDR5, STALL_MAX,  16, 16);
> >  
> > -#define SMMU_IDR5_OAS 4
> > +#define SMMU_IDR5_OAS_DEF 4 /* 44 bits. */
> > +#define SMMU_IDR5_OAS_MAX 5 /* 48 bits. */
> >  
> >  REG32(IIDR,                0x18)
> >  REG32(AIDR,                0x1c)
> > diff --git a/hw/arm/smmuv3.c b/hw/arm/smmuv3.c
> > index 4ac818cf7a..39d03e7e24 100644
> > --- a/hw/arm/smmuv3.c
> > +++ b/hw/arm/smmuv3.c
> > @@ -299,7 +299,9 @@ static void smmuv3_init_regs(SMMUv3State *s)
> >      s->idr[3] = FIELD_DP32(s->idr[3], IDR3, RIL, 1);
> >      s->idr[3] = FIELD_DP32(s->idr[3], IDR3, BBML, 2);
> >  
> > -    s->idr[5] = FIELD_DP32(s->idr[5], IDR5, OAS, SMMU_IDR5_OAS); /* 44 bits */
> > +    /* PTW doesn't support 52 bits. */
> remove the point
> > +    s->oas = MIN(s->oas, SMMU_IDR5_OAS_MAX);
> > +    s->idr[5] = FIELD_DP32(s->idr[5], IDR5, OAS, s->oas);
> >      /* 4K, 16K and 64K granule support */
> >      s->idr[5] = FIELD_DP32(s->idr[5], IDR5, GRAN4K, 1);
> >      s->idr[5] = FIELD_DP32(s->idr[5], IDR5, GRAN16K, 1);
> > @@ -1901,11 +1903,34 @@ static const VMStateDescription vmstate_gbpa = {
> >      }
> >  };
> >  
> > +static const VMStateDescription vmstate_oas = {
> > +    .name = "smmuv3/oas",
> > +    .version_id = 1,
> > +    .minimum_version_id = 1,
> don't you need a .needed function?
> 
> I tested backward migration and this fails
> qemu-system-aarch64: error while loading state for instance 0x0 of
> device 'smmuv3'
> qemu-system-aarch64: load of migration failed: No such file or directory
> post-processing ...

Yes, I think we need a .needed which returns if oas is not as default,
that should be backward compatiable (at least for this patch) and would
break when oas changes.

Thanks,
Mostafa
> 
> Thanks
> 
> Eric
> > +    .fields = (const VMStateField[]) {
> > +        VMSTATE_INT32(oas, SMMUv3State),
> > +        VMSTATE_END_OF_LIST()
> > +    }
> > +};
> > +
> > +static int smmuv3_preload(void *opaque)
> > +{
> > +    SMMUv3State *s = opaque;
> > +
> > +    /*
> > +     * In case it wasn't migrated, use the value used
> > +     * by older QEMU.
> > +     */
> > +    s->oas = SMMU_IDR5_OAS_DEF;
> > +    return 0;
> > +}
> > +
> >  static const VMStateDescription vmstate_smmuv3 = {
> >      .name = "smmuv3",
> >      .version_id = 1,
> >      .minimum_version_id = 1,
> >      .priority = MIG_PRI_IOMMU,
> > +    .pre_load = smmuv3_preload,
> >      .fields = (const VMStateField[]) {
> >          VMSTATE_UINT32(features, SMMUv3State),
> >          VMSTATE_UINT8(sid_size, SMMUv3State),
> > @@ -1933,6 +1958,7 @@ static const VMStateDescription vmstate_smmuv3 = {
> >      },
> >      .subsections = (const VMStateDescription * const []) {
> >          &vmstate_gbpa,
> > +        &vmstate_oas,
> >          NULL
> >      }
> >  };
> > @@ -1945,6 +1971,7 @@ static Property smmuv3_properties[] = {
> >       * Defaults to stage 1
> >       */
> >      DEFINE_PROP_STRING("stage", SMMUv3State, stage),
> > +    DEFINE_PROP_INT32("oas", SMMUv3State, oas, SMMU_IDR5_OAS_DEF),
> >      DEFINE_PROP_END_OF_LIST()
> >  };
> >  
> > diff --git a/include/hw/arm/smmuv3.h b/include/hw/arm/smmuv3.h
> > index d183a62766..00a9eb4467 100644
> > --- a/include/hw/arm/smmuv3.h
> > +++ b/include/hw/arm/smmuv3.h
> > @@ -63,6 +63,7 @@ struct SMMUv3State {
> >      qemu_irq     irq[4];
> >      QemuMutex mutex;
> >      char *stage;
> > +    int32_t oas;
> >  };
> >  
> >  typedef enum {
> 


  reply	other threads:[~2024-06-27 11:50 UTC|newest]

Thread overview: 57+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-04-29  3:23 [RFC PATCH v3 00/18] SMMUv3 nested translation support Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 01/18] hw/arm/smmu-common: Add missing size check for stage-1 Mostafa Saleh
2024-05-13 11:30   ` Eric Auger
2024-04-29  3:23 ` [RFC PATCH v3 02/18] hw/arm/smmu: Fix IPA for stage-2 events Mostafa Saleh
2024-05-13 11:47   ` Eric Auger
2024-05-16 14:43     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 03/18] hw/arm/smmuv3: Fix encoding of CLASS in events Mostafa Saleh
2024-05-15 12:27   ` Eric Auger
2024-05-16 14:50     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 04/18] hw/arm/smmu: Use enum for SMMU stage Mostafa Saleh
2024-05-15 20:25   ` Alex Bennée
2024-04-29  3:23 ` [RFC PATCH v3 05/18] hw/arm/smmu: Split smmuv3_translate() Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 06/18] hw/arm/smmu: Consolidate ASID and VMID types Mostafa Saleh
2024-05-15 12:41   ` Eric Auger
2024-06-17 14:55     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 07/18] hw/arm/smmuv3: Translate CD and TT using stage-2 table Mostafa Saleh
2024-05-15 13:15   ` Eric Auger
2024-05-16 16:11     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 08/18] hw/arm/smmu-common: Add support for nested TLB Mostafa Saleh
2024-05-15 13:48   ` Eric Auger
2024-05-16 15:20     ` Mostafa Saleh
2024-05-20  8:20       ` Eric Auger
2024-05-22 12:44         ` Mostafa Saleh
2024-06-17 14:56           ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 09/18] hw/arm/smmu-common: Rework TLB lookup for nesting Mostafa Saleh
2024-05-15 13:54   ` Eric Auger
2024-05-16 15:30     ` Mostafa Saleh
2024-05-20  8:27   ` Eric Auger
2024-05-22 12:47     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 10/18] hw/arm/smmu-common: Support nested translation Mostafa Saleh
2024-05-20  9:48   ` Eric Auger
2024-06-17 14:57     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 11/18] hw/arm/smmu: Support nesting in smmuv3_range_inval() Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 12/18] hw/arm/smmu: Support nesting in the rest of commands Mostafa Saleh
2024-05-20 10:24   ` Eric Auger
2024-06-17 14:58     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 13/18] hw/arm/smmuv3: Support nested SMMUs in smmuv3_notify_iova() Mostafa Saleh
2024-05-20 10:37   ` Eric Auger
2024-06-17 15:02     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 14/18] hw/arm/smmuv3: Support and advertise nesting Mostafa Saleh
2024-05-20 13:16   ` Eric Auger
2024-06-17 15:03     ` Mostafa Saleh
2024-04-29  3:23 ` [RFC PATCH v3 15/18] hw/arm/smmuv3: Advertise S2FWB Mostafa Saleh
2024-05-20 13:30   ` Eric Auger
2024-06-17 15:04     ` Mostafa Saleh
2024-04-29  3:24 ` [RFC PATCH v3 16/18] hw/arm/smmu: Refactor SMMU OAS Mostafa Saleh
2024-05-20 13:59   ` Eric Auger
2024-04-29  3:24 ` [RFC PATCH v3 17/18] hw/arm/smmuv3: Add property for OAS Mostafa Saleh
2024-05-21  9:32   ` Eric Auger
2024-06-27 11:50     ` Mostafa Saleh [this message]
2024-04-29  3:24 ` [RFC PATCH v3 18/18] hw/arm/virt: Set SMMU OAS based on CPU PARANGE Mostafa Saleh
2024-05-21  9:43   ` Eric Auger
2024-05-24 17:22   ` Julien Grall
2024-06-27 11:44     ` Mostafa Saleh
2024-05-13 13:57 ` [RFC PATCH v3 00/18] SMMUv3 nested translation support Julien Grall
2024-05-21  9:47 ` Eric Auger
2024-05-27 16:12   ` Mostafa Saleh

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Zn1R-BwOnSRpstw2@google.com \
    --to=smostafa@google.com \
    --cc=alex.bennee@linaro.org \
    --cc=eric.auger@redhat.com \
    --cc=jean-philippe@linaro.org \
    --cc=julien@xen.org \
    --cc=marcin.juszkiewicz@linaro.org \
    --cc=maz@kernel.org \
    --cc=nicolinc@nvidia.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).