From: Tao Su <tao1.su@linux.intel.com>
To: Zhao Liu <zhao1.liu@intel.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>,
qemu-devel@nongnu.org, xiaoyao.li@intel.com
Subject: Re: [PATCH 4/8] target/i386: add AVX10 feature and AVX10 version property
Date: Wed, 30 Oct 2024 17:37:08 +0800 [thread overview]
Message-ID: <ZyH+RB3v55cQ43+S@linux.bj.intel.com> (raw)
In-Reply-To: <ZyHyBnPvOHsSdh8D@intel.com>
On Wed, Oct 30, 2024 at 04:44:54PM +0800, Zhao Liu wrote:
> On Tue, Oct 29, 2024 at 04:18:54PM +0100, Paolo Bonzini wrote:
> > Date: Tue, 29 Oct 2024 16:18:54 +0100
> > From: Paolo Bonzini <pbonzini@redhat.com>
> > Subject: [PATCH 4/8] target/i386: add AVX10 feature and AVX10 version
> > property
> > X-Mailer: git-send-email 2.47.0
> >
> > From: Tao Su <tao1.su@linux.intel.com>
> >
> > When AVX10 enable bit is set, the 0x24 leaf will be present as "AVX10
> > Converged Vector ISA leaf" containing fields for the version number and
> > the supported vector bit lengths.
> >
> > Introduce avx10-version property so that avx10 version can be controlled
> > by user and cpu model. Per spec, avx10 version can never be 0, the default
> > value of avx10-version is set to 0 to determine whether it is specified by
> > user.
>
> The default value of 0 does not reflect whether the user has set it to 0.
> According to the description here, the spec clearly prohibits 0, so
> should we report an error when the user sets it to 0?
>
> If so, it might be better to change the default value to -1 and adjust
> based on the host's support.
>
If user sets version to 0, it will directly use reported version, this
should be a more neat and intuitive way?
> > The default can come from the device model or, for the max model,
> > from KVM's reported value.
> >
> > Signed-off-by: Tao Su <tao1.su@linux.intel.com>
> > Link: https://lore.kernel.org/r/20241028024512.156724-3-tao1.su@linux.intel.com
> > Link: https://lore.kernel.org/r/20241028024512.156724-4-tao1.su@linux.intel.com
> > Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
> > ---
> > target/i386/cpu.h | 4 +++
> > target/i386/cpu.c | 64 ++++++++++++++++++++++++++++++++++++++-----
> > target/i386/kvm/kvm.c | 3 +-
> > 3 files changed, 63 insertions(+), 8 deletions(-)
>
> [snip]
>
> > @@ -7611,7 +7644,23 @@ static bool x86_cpu_filter_features(X86CPU *cpu, bool verbose)
> > }
> > }
> >
> > - return x86_cpu_have_filtered_features(cpu);
> > + have_filtered_features = x86_cpu_have_filtered_features(cpu);
> > +
> > + if (env->features[FEAT_7_1_EDX] & CPUID_7_1_EDX_AVX10) {
> > + x86_cpu_get_supported_cpuid(0x24, 0,
> > + &eax_0, &ebx_0, &ecx_0, &edx_0);
> > + uint8_t version = ebx_0 & 0xff;
> > +
> > + if (version < env->avx10_version) {
> > + if (prefix) {
> > + warn_report("%s: avx10.%d", prefix, env->avx10_version);
>
> Perhaps also tell user about revised version?
>
> warn_report("%s: avx10.%d. Adjust to avx10.%d",
> prefix, env->avx10_version, version);
>
I see, thanks!
> > + }
> > + env->avx10_version = version;
> > + have_filtered_features = true;
> > + }
> > + }
>
>
> Per Tao's comment, perhaps we can check AVX10 and version here (default
> version is 0):
>
> @@ -7674,13 +7682,21 @@ static bool x86_cpu_filter_features(X86CPU *cpu, bool verbose)
> &eax_0, &ebx_0, &ecx_0, &edx_0);
> uint8_t version = ebx_0 & 0xff;
>
> - if (version < env->avx10_version) {
> + if (!env->avx10_version) {
> + env->avx10_version = version;
x86_cpu_filter_features() is not a good place to assign avx10_version, I
still tend to set it in max_x86_cpu_realize().
> + } else (version < env->avx10_version) {
> if (prefix) {
> - warn_report("%s: avx10.%d", prefix, env->avx10_version);
> + warn_report("%s: avx10.%d. Adjust to avx10.%d",
> + prefix, env->avx10_version, version);
> }
> env->avx10_version = version;
> have_filtered_features = true;
> }
> + } else if (env->avx10_version && prefix) {
> + if (prefix) {
I think it is reasonable, especially when we don't check AVX10 enable bit
in max_x86_cpu_realize(). But checking prefix here again seems not
necessary.
> + warn_report("%s: avx10.%d.", prefix, env->avx10_version);
> + }
> + have_filtered_features = true;
> }
>
> return have_filtered_features;
>
> > + return have_filtered_features;
> > }
> >
> > static void x86_cpu_hyperv_realize(X86CPU *cpu)
> > @@ -8395,6 +8444,7 @@ static Property x86_cpu_properties[] = {
> > DEFINE_PROP_UINT32("min-level", X86CPU, env.cpuid_min_level, 0),
> > DEFINE_PROP_UINT32("min-xlevel", X86CPU, env.cpuid_min_xlevel, 0),
> > DEFINE_PROP_UINT32("min-xlevel2", X86CPU, env.cpuid_min_xlevel2, 0),
> > + DEFINE_PROP_UINT8("avx10-version", X86CPU, env.avx10_version, 0),
>
> As my first comment, we could consider changing the default value to -1.
>
I still think 0 is better…
next prev parent reply other threads:[~2024-10-30 9:43 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-29 15:18 [PATCH v2 0/8] Add AVX10.1 CPUID support and GraniteRapids-v2 model Paolo Bonzini
2024-10-29 15:18 ` [PATCH 1/8] target/i386: cpu: set correct supported XCR0 features for TCG Paolo Bonzini
2024-10-30 2:56 ` Zhao Liu
2024-10-29 15:18 ` [PATCH 2/8] target/i386: do not rely on ExtSaveArea for accelerator-supported XCR0 bits Paolo Bonzini
2024-10-30 3:50 ` Zhao Liu
2024-10-29 15:18 ` [PATCH 3/8] target/i386: return bool from x86_cpu_filter_features Paolo Bonzini
2024-10-30 5:19 ` Zhao Liu
2024-10-29 15:18 ` [PATCH 4/8] target/i386: add AVX10 feature and AVX10 version property Paolo Bonzini
2024-10-30 3:05 ` Tao Su
2024-10-30 8:09 ` Zhao Liu
2024-10-30 8:44 ` Zhao Liu
2024-10-30 9:37 ` Tao Su [this message]
2024-10-30 13:21 ` Zhao Liu
2024-10-30 14:05 ` Tao Su
2024-10-30 15:55 ` Zhao Liu
2024-10-31 4:39 ` Tao Su
2024-10-31 5:52 ` Xiaoyao Li
2024-10-31 6:07 ` Tao Su
2024-10-31 7:12 ` Zhao Liu
2024-10-31 7:18 ` Zhao Liu
2024-10-31 7:19 ` Tao Su
2024-10-29 15:18 ` [PATCH 5/8] target/i386: add CPUID.24 features for AVX10 Paolo Bonzini
2024-10-30 8:50 ` Zhao Liu
2024-10-29 15:18 ` [PATCH 6/8] target/i386: Add feature dependencies " Paolo Bonzini
2024-10-29 15:18 ` [PATCH 7/8] target/i386: Add AVX512 state when AVX10 is supported Paolo Bonzini
2024-10-29 20:11 ` Paolo Bonzini
2024-10-30 8:54 ` Zhao Liu
2024-10-29 15:18 ` [PATCH 8/8] target/i386: Introduce GraniteRapids-v2 model Paolo Bonzini
2024-10-30 3:18 ` [PATCH v2 0/8] Add AVX10.1 CPUID support and " Tao Su
2024-10-30 8:35 ` Paolo Bonzini
2024-10-30 8:52 ` Tao Su
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZyH+RB3v55cQ43+S@linux.bj.intel.com \
--to=tao1.su@linux.intel.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=xiaoyao.li@intel.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).