From: Tao Su <tao1.su@linux.intel.com>
To: Zhao Liu <zhao1.liu@intel.com>
Cc: qemu-devel@nongnu.org, pbonzini@redhat.com, mtosatti@redhat.com,
xiaoyao.li@intel.com, xuelian.guo@intel.com
Subject: Re: [PATCH v3 4/8] target/i386: add AVX10 feature and AVX10 version property
Date: Fri, 1 Nov 2024 10:09:11 +0800 [thread overview]
Message-ID: <ZyQ4RzWX4oJB3vP0@linux.bj.intel.com> (raw)
In-Reply-To: <ZyO1vL0o0SxgcW8q@intel.com>
On Fri, Nov 01, 2024 at 12:52:12AM +0800, Zhao Liu wrote:
> > @@ -7578,7 +7607,27 @@ static bool x86_cpu_filter_features(X86CPU *cpu, bool verbose)
> > }
> > }
> >
> > - return x86_cpu_have_filtered_features(cpu);
> > + have_filtered_features = x86_cpu_have_filtered_features(cpu);
> > +
> > + if (env->features[FEAT_7_1_EDX] & CPUID_7_1_EDX_AVX10) {
> > + x86_cpu_get_supported_cpuid(0x24, 0,
> > + &eax_0, &ebx_0, &ecx_0, &edx_0);
> > + uint8_t version = ebx_0 & 0xff;
> > +
> > + if (version < env->avx10_version) {
> > + if (prefix) {
> > + warn_report("%s: avx10.%d. Adjust to avx10.%d",
> > + prefix, env->avx10_version, version);
> > + }
> > + env->avx10_version = version;
> > + have_filtered_features = true;
> > + }
> > + } else if (env->avx10_version && prefix) {
> > + warn_report("%s: avx10.%d.", prefix, env->avx10_version);
> > + have_filtered_features = true;
> > + }
>
> prefix is just used to print warning. So here we should check prefix
> for warn_report.
>
> + } else if (env->avx10_version) {
> + if (prefix) {
> + warn_report("%s: avx10.%d.", prefix, env->avx10_version);
> + }
> + have_filtered_features = true;
> + }
>
Yes, thanks for pointing out! But I see this patch set is already pulled,
not sure whether it is easy to change...
next prev parent reply other threads:[~2024-11-01 2:18 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-31 8:52 [PATCH v3 0/8] Add AVX10.1 CPUID support and GraniteRapids-v2 model Tao Su
2024-10-31 8:52 ` [PATCH v3 1/8] target/i386: cpu: set correct supported XCR0 features for TCG Tao Su
2024-10-31 8:52 ` [PATCH v3 2/8] target/i386: do not rely on ExtSaveArea for accelerator-supported XCR0 bits Tao Su
2024-10-31 8:52 ` [PATCH v3 3/8] target/i386: return bool from x86_cpu_filter_features Tao Su
2024-10-31 8:52 ` [PATCH v3 4/8] target/i386: add AVX10 feature and AVX10 version property Tao Su
2024-10-31 16:52 ` Zhao Liu
2024-11-01 2:09 ` Tao Su [this message]
2024-11-01 2:44 ` Zhao Liu
2024-11-01 2:31 ` Tao Su
2024-11-01 2:57 ` Zhao Liu
2024-10-31 8:52 ` [PATCH v3 5/8] target/i386: add CPUID.24 features for AVX10 Tao Su
2024-10-31 8:52 ` [PATCH v3 6/8] target/i386: Add feature dependencies " Tao Su
2024-10-31 8:52 ` [PATCH v3 7/8] target/i386: Add AVX512 state when AVX10 is supported Tao Su
2024-10-31 8:52 ` [PATCH v3 8/8] target/i386: Introduce GraniteRapids-v2 model Tao Su
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZyQ4RzWX4oJB3vP0@linux.bj.intel.com \
--to=tao1.su@linux.intel.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=xiaoyao.li@intel.com \
--cc=xuelian.guo@intel.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).