From: Rashmica Gupta <rashmica.g@gmail.com>
To: "Cédric Le Goater" <clg@kaod.org>,
peter.maydell@linaro.org, qemu-arm@nongnu.org
Cc: andrew@aj.id.au, aik@ozlabs.ru, qemu-devel@nongnu.org, joel@jms.id.au
Subject: Re: [Qemu-devel] [PATCH v4 0/3] Add Aspeed GPIO controller model
Date: Tue, 27 Aug 2019 11:33:43 +1000 [thread overview]
Message-ID: <a27a64ed891e57c24f778ac544a73f3f77a0de01.camel@gmail.com> (raw)
In-Reply-To: <120fa848-808f-b918-14f3-ab9d1f06532e@kaod.org>
On Fri, 2019-08-16 at 18:21 +0200, Cédric Le Goater wrote:
> On 16/08/2019 09:32, Rashmica Gupta wrote:
> > v5:
> > - integrated AspeedGPIOController fields into AspeedGPIOClass
> > - separated ast2600_3_6v and ast2600_1_8v into two classes
>
> Rashmica,
>
> This looks much nicer !
>
> Please take a look at branch aspeed-4.2 in which I have merged your
> v5 and modified slightly the ast2600 part.
>
>
>
https://github.com/legoater/qemu/commit/02b3df3f1a380eec4df7c49e88fa7ba27f75a610
>
> I introduced a gpio_1_8v controller with its specific MMIO and IRQ
> definitions. Tell me what you think of it. The principal motivation
> behind these adjustments is that I don't know yet how we are going
> to instantiate/realize the specific models of the AST2600 SoC. the
> GPIO 1.8v is one of these extra controllers.
This looks like a much better way to do this!
>
> Thanks,
>
> C.
>
> > v4:
> > - proper interupt handling thanks to Andrew
> > - switch statements for reading and writing suggested by Peter
> > - some small cleanups suggested by Alexey
> >
> > v3:
> > - didn't have each gpio set up as an irq
> > - now can't access set AC on ast2400 (only exists on ast2500)
> > - added ast2600 implementation (patch 3)
> > - renamed a couple of variables for clarity
> >
> > v2: Addressed Andrew's feedback, added debounce regs, renamed
> > get/set to
> > read/write to minimise confusion with a 'set' of registers.
> >
> > Rashmica Gupta (3):
> > hw/gpio: Add basic Aspeed GPIO model for AST2400 and AST2500
> > aspeed: add a GPIO controller to the SoC
> > hw/gpio: Add in AST2600 specific implementation
> >
> > include/hw/arm/aspeed_soc.h | 3 +
> > include/hw/gpio/aspeed_gpio.h | 100 ++++
> > hw/arm/aspeed_soc.c | 17 +
> > hw/gpio/aspeed_gpio.c | 1006
> > +++++++++++++++++++++++++++++++++
> > hw/gpio/Makefile.objs | 1 +
> > 5 files changed, 1127 insertions(+)
> > create mode 100644 include/hw/gpio/aspeed_gpio.h
> > create mode 100644 hw/gpio/aspeed_gpio.c
> >
next prev parent reply other threads:[~2019-08-27 1:34 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-16 7:32 [Qemu-devel] [PATCH v4 0/3] Add Aspeed GPIO controller model Rashmica Gupta
2019-08-16 7:32 ` [Qemu-devel] [PATCH v5 1/3] hw/gpio: Add basic Aspeed GPIO model for AST2400 and AST2500 Rashmica Gupta
2019-08-16 15:59 ` Cédric Le Goater
2019-08-16 7:32 ` [Qemu-devel] [PATCH v5 2/3] aspeed: add a GPIO controller to the SoC Rashmica Gupta
2019-08-16 7:40 ` Rashmica Gupta
2019-08-16 16:07 ` Cédric Le Goater
2019-08-16 16:00 ` Cédric Le Goater
2019-08-16 7:32 ` [Qemu-devel] [PATCH v5 3/3] hw/gpio: Add in AST2600 specific implementation Rashmica Gupta
2019-08-16 16:01 ` Cédric Le Goater
2019-08-16 16:21 ` [Qemu-devel] [PATCH v4 0/3] Add Aspeed GPIO controller model Cédric Le Goater
2019-08-27 1:33 ` Rashmica Gupta [this message]
-- strict thread matches above, loose matches on Subject: below --
2019-08-14 7:14 Rashmica Gupta
2019-08-14 13:47 ` no-reply
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a27a64ed891e57c24f778ac544a73f3f77a0de01.camel@gmail.com \
--to=rashmica.g@gmail.com \
--cc=aik@ozlabs.ru \
--cc=andrew@aj.id.au \
--cc=clg@kaod.org \
--cc=joel@jms.id.au \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).