qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Richard Henderson <richard.henderson@linaro.org>, qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org
Subject: Re: [Qemu-devel] [PATCH v4 59/69] target/arm: Convert T16, nop hints
Date: Thu, 5 Sep 2019 12:49:00 +0200	[thread overview]
Message-ID: <a315b399-292d-420c-3b78-df1d3c13bc8a@redhat.com> (raw)
In-Reply-To: <20190904193059.26202-60-richard.henderson@linaro.org>

On 9/4/19 9:30 PM, Richard Henderson wrote:
> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/translate.c |  3 +--
>  target/arm/t16.decode  | 17 +++++++++++++++++
>  2 files changed, 18 insertions(+), 2 deletions(-)
> 
> diff --git a/target/arm/translate.c b/target/arm/translate.c
> index b70491d39e..69092c12c3 100644
> --- a/target/arm/translate.c
> +++ b/target/arm/translate.c
> @@ -10891,8 +10891,7 @@ static void disas_thumb_insn(DisasContext *s, uint32_t insn)
>  
>          case 15: /* IT, nop-hint.  */
>              if ((insn & 0xf) == 0) {
> -                gen_nop_hint(s, (insn >> 4) & 0xf);
> -                break;
> +                goto illegal_op; /* nop hint, in decodetree */
>              }
>              /*
>               * IT (If-Then)
> diff --git a/target/arm/t16.decode b/target/arm/t16.decode
> index 19a442b894..5829b9a58c 100644
> --- a/target/arm/t16.decode
> +++ b/target/arm/t16.decode
> @@ -19,6 +19,7 @@
>  # This file is processed by scripts/decodetree.py
>  #
>  
> +&empty           !extern
>  &s_rrr_shi       !extern s rd rn rm shim shty
>  &s_rrr_shr       !extern s rn rd rm rs shty
>  &s_rri_rot       !extern s rn rd imm rot
> @@ -204,3 +205,19 @@ SETEND          1011 0110 010 1 E:1 000         &setend
>  REV             1011 1010 00 ... ...            @rdm
>  REV16           1011 1010 01 ... ...            @rdm
>  REVSH           1011 1010 11 ... ...            @rdm
> +
> +# Hints
> +
> +{
> +  YIELD         1011 1111 0001 0000
> +  WFE           1011 1111 0010 0000
> +  WFI           1011 1111 0011 0000
> +
> +  # TODO: Implement SEV, SEVL; may help SMP performance.
> +  # SEV         1011 1111 0100 0000
> +  # SEVL        1011 1111 0101 0000
> +
> +  # The canonical nop has the second nibble as 0000, but the whole of the
> +  # rest of the space is a reserved hint, behaves as nop.
> +  NOP           1011 1111 ---- 0000
> +}
> 

Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>


  reply	other threads:[~2019-09-05 10:50 UTC|newest]

Thread overview: 75+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-09-04 19:29 [Qemu-devel] [PATCH v4 00/69] target/arm: Convert aa32 base isa to decodetree Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 01/69] target/arm: Use store_reg_from_load in thumb2 code Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 02/69] target/arm: Add stubs for aa32 decodetree Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 03/69] target/arm: Convert Data Processing (register) Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 04/69] target/arm: Convert Data Processing (reg-shifted-reg) Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 05/69] target/arm: Convert Data Processing (immediate) Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 06/69] target/arm: Convert multiply and multiply accumulate Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 07/69] target/arm: Simplify UMAAL Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 08/69] target/arm: Convert Saturating addition and subtraction Richard Henderson
2019-09-04 19:29 ` [Qemu-devel] [PATCH v4 09/69] target/arm: Convert Halfword multiply and multiply accumulate Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 10/69] target/arm: Simplify op_smlaxxx for SMLAL* Richard Henderson
2019-09-12  8:59   ` Laurent Desnogues
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 11/69] target/arm: Simplify op_smlawx for SMLAW* Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 12/69] target/arm: Convert MSR (immediate) and hints Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 13/69] target/arm: Convert MRS/MSR (banked, register) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 14/69] target/arm: Convert Cyclic Redundancy Check Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 15/69] target/arm: Convert BX, BXJ, BLX (register) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 16/69] target/arm: Convert CLZ Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 17/69] target/arm: Convert ERET Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 18/69] target/arm: Convert the rest of A32 Miscelaneous instructions Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 19/69] target/arm: Convert T32 ADDW/SUBW Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 20/69] target/arm: Convert load/store (register, immediate, literal) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 21/69] target/arm: Convert Synchronization primitives Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 22/69] target/arm: Diagnose UNPREDICTABLE ldrex/strex cases Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 23/69] target/arm: Convert USAD8, USADA8, SBFX, UBFX, BFC, BFI, UDF Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 24/69] target/arm: Convert Parallel addition and subtraction Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 25/69] target/arm: Convert packing, unpacking, saturation, and reversal Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 26/69] target/arm: Convert Signed multiply, signed and unsigned divide Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 27/69] target/arm: Convert MOVW, MOVT Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 28/69] target/arm: Convert LDM, STM Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 29/69] target/arm: Diagnose writeback register in list for LDM for v7 Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 30/69] target/arm: Diagnose too few registers in list for LDM/STM Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 31/69] target/arm: Diagnose base == pc " Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 32/69] target/arm: Convert B, BL, BLX (immediate) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 33/69] target/arm: Convert SVC Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 34/69] target/arm: Convert RFE and SRS Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 35/69] target/arm: Convert Clear-Exclusive, Barriers Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 36/69] target/arm: Convert CPS (privileged) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 37/69] target/arm: Convert SETEND Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 38/69] target/arm: Convert PLI, PLD, PLDW Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 39/69] target/arm: Convert Unallocated memory hint Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 40/69] target/arm: Convert Table Branch Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 41/69] target/arm: Convert SG Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 42/69] target/arm: Convert TT Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 43/69] target/arm: Simplify disas_thumb2_insn Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 44/69] target/arm: Simplify disas_arm_insn Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 45/69] target/arm: Add skeleton for T16 decodetree Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 46/69] target/arm: Convert T16 data-processing (two low regs) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 47/69] target/arm: Convert T16 load/store (register offset) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 48/69] target/arm: Convert T16 load/store (immediate offset) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 49/69] target/arm: Convert T16 add pc/sp (immediate) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 50/69] target/arm: Convert T16 load/store multiple Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 51/69] target/arm: Convert T16 add/sub (3 low, 2 low and imm) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 52/69] target/arm: Convert T16 one low register and immediate Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 53/69] target/arm: Convert T16 branch and exchange Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 54/69] target/arm: Convert T16 add, compare, move (two high registers) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 55/69] target/arm: Convert T16 adjust sp (immediate) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 56/69] target/arm: Convert T16, extract Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 57/69] target/arm: Convert T16, Change processor state Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 58/69] target/arm: Convert T16, Reverse bytes Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 59/69] target/arm: Convert T16, nop hints Richard Henderson
2019-09-05 10:49   ` Philippe Mathieu-Daudé [this message]
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 60/69] target/arm: Split gen_nop_hint Richard Henderson
2019-09-05 10:48   ` Philippe Mathieu-Daudé
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 61/69] target/arm: Convert T16, push and pop Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 62/69] target/arm: Convert T16, Conditional branches, Supervisor call Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 63/69] target/arm: Convert T16, Miscellaneous 16-bit instructions Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 64/69] target/arm: Convert T16, shift immediate Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 65/69] target/arm: Convert T16, load (literal) Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 66/69] target/arm: Convert T16, Unconditional branch Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 67/69] target/arm: Convert T16, long branches Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 68/69] target/arm: Clean up disas_thumb_insn Richard Henderson
2019-09-04 19:30 ` [Qemu-devel] [PATCH v4 69/69] target/arm: Inline gen_bx_im into callers Richard Henderson
2019-09-04 20:58 ` [Qemu-devel] [PATCH v4 00/69] target/arm: Convert aa32 base isa to decodetree no-reply
2019-09-05 15:28 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=a315b399-292d-420c-3b78-df1d3c13bc8a@redhat.com \
    --to=philmd@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).