From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>,
QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [Qemu-devel] [PULL 09/22] target/arm: Implement ARMv8.5-CondM
Date: Fri, 9 Aug 2019 08:08:02 -0700 [thread overview]
Message-ID: <a4857913-8551-14a0-aa5c-f0cc089d79ec@linaro.org> (raw)
In-Reply-To: <CAFEAcA8vfxjW6hVnKiBu7jeiFSGXzqdaQ_ytUXgEwJ91JLDf=g@mail.gmail.com>
On 8/9/19 2:53 AM, Peter Maydell wrote:
> Hi -- it's just been pointed out to me that if our 'max' CPU
> supports v8.5-CondM then we ought to be setting the HWCAP2_FLAGM2
> bit in the hwcaps for linux-user mode. (Maybe we implemented this
> before the kernel defined the hwcap bit?)
Yep. We added CondM in March and this hwcap bit was added in June.
I keep thinking that they'll stop adding hwcap bits that can now just as easily
be "read" (trap and emulated) from id registers. They've filled up HWCAP, and
only have 23 left in HWCAP2.
> I guess we should also cross check whether there are any other
> recently introduced hwcap bits we now should be setting.
I'll have a look.
r~
next prev parent reply other threads:[~2019-08-09 15:08 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-05 16:50 [Qemu-devel] [PULL 00/22] target-arm queue Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 01/22] target/arm: Fix PC test for LDM (exception return) Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 02/22] target/arm: Split out arm_sctlr Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 03/22] target/arm: Implement ARMv8.0-SB Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 04/22] target/arm: Implement ARMv8.0-PredInv Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 05/22] target/arm: Split helper_msr_i_pstate into 3 Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 06/22] target/arm: Add set/clear_pstate_bits, share gen_ss_advance Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 07/22] target/arm: Rearrange disas_data_proc_reg Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 08/22] target/arm: Implement ARMv8.4-CondM Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 09/22] target/arm: Implement ARMv8.5-CondM Peter Maydell
2019-08-09 9:53 ` Peter Maydell
2019-08-09 15:08 ` Richard Henderson [this message]
2019-08-09 16:02 ` Alex Bennée
2019-03-05 16:50 ` [Qemu-devel] [PULL 10/22] target/arm: Restructure handle_fp_1src_{single, double} Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 11/22] target/arm: Implement ARMv8.5-FRINT Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 12/22] hw/arm/boot: introduce fdt_add_memory_node helper Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 13/22] hw/arm/virt: Rename highmem IO regions Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 14/22] hw/arm/virt: Split the memory map description Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 15/22] hw/boards: Add a MachineState parameter to kvm_type callback Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 16/22] kvm: add kvm_arm_get_max_vm_ipa_size Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 17/22] vl: Set machine ram_size, maxram_size and ram_slots earlier Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 18/22] hw/arm/virt: Dynamic memory map depending on RAM requirements Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 19/22] hw/arm/virt: Implement kvm_type function for 4.0 machine Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 20/22] hw/arm/virt: Check the VCPU PA range in TCG mode Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 21/22] hw/arm/virt: Bump the 255GB initial RAM limit Peter Maydell
2019-03-05 16:50 ` [Qemu-devel] [PULL 22/22] hw/arm/stellaris: Implement watchdog timer Peter Maydell
2019-03-05 19:23 ` [Qemu-devel] [PULL 00/22] target-arm queue Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a4857913-8551-14a0-aa5c-f0cc089d79ec@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).