qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Claudio Fontana <cfontana@suse.de>
To: "Philippe Mathieu-Daudé" <philmd@redhat.com>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Thomas Huth" <thuth@redhat.com>,
	"Richard Henderson" <richard.henderson@linaro.org>,
	"Stefano Stabellini" <sstabellini@kernel.org>,
	"Wenchao Wang" <wenchao.wang@intel.com>,
	"Roman Bolshakov" <r.bolshakov@yadro.com>,
	"Sunil Muthuswamy" <sunilmut@microsoft.com>
Cc: "Laurent Vivier" <lvivier@redhat.com>,
	"Peter Maydell" <peter.maydell@linaro.org>,
	"Eduardo Habkost" <ehabkost@redhat.com>,
	"Paul Durrant" <paul@xen.org>,
	"Alex Bennée" <alex.bennee@linaro.org>,
	"Jason Wang" <jasowang@redhat.com>,
	"Marcelo Tosatti" <mtosatti@redhat.com>,
	qemu-devel@nongnu.org, "Peter Xu" <peterx@redhat.com>,
	"Dario Faggioli" <dfaggioli@suse.com>,
	"Cameron Esfahani" <dirty@apple.com>,
	haxm-team@intel.com, "Colin Xu" <colin.xu@intel.com>,
	"Anthony Perard" <anthony.perard@citrix.com>,
	"Bruce Rogers" <brogers@suse.com>,
	"Olaf Hering" <ohering@suse.de>,
	"Emilio G . Cota" <cota@braap.org>
Subject: Re: [PATCH v10 25/32] cpu: move do_unaligned_access to tcg_ops
Date: Thu, 10 Dec 2020 14:14:13 +0100	[thread overview]
Message-ID: <a7ce2d59-2177-e873-8a2c-40e3682923c8@suse.de> (raw)
In-Reply-To: <a69f4101-5b0f-7ca5-d39a-7ad8b68a92bf@redhat.com>

On 12/10/20 2:01 PM, Philippe Mathieu-Daudé wrote:
> On 12/10/20 1:12 PM, Claudio Fontana wrote:
>> make it consistently SOFTMMU-only.
>>
>> Signed-off-by: Claudio Fontana <cfontana@suse.de>
>> Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
>> ---
>>  include/hw/core/cpu.h           | 17 +++--------------
>>  include/hw/core/tcg-cpu-ops.h   |  7 +++++++
>>  target/alpha/cpu.c              |  2 +-
>>  target/arm/cpu.c                |  2 +-
>>  target/hppa/cpu.c               |  4 +++-
>>  target/microblaze/cpu.c         |  2 +-
>>  target/mips/cpu.c               |  3 ++-
>>  target/nios2/cpu.c              |  2 +-
>>  target/riscv/cpu.c              |  2 +-
>>  target/s390x/cpu.c              |  2 +-
>>  target/sh4/cpu.c                |  2 +-
>>  target/sparc/cpu.c              |  2 +-
>>  target/xtensa/cpu.c             |  2 +-
>>  target/ppc/translate_init.c.inc |  2 +-
>>  14 files changed, 25 insertions(+), 26 deletions(-)
> ...
> 
>> -#ifdef CONFIG_SOFTMMU
>> +#if !defined(CONFIG_USER_ONLY) && defined(CONFIG_TCG)
>>  static inline void cpu_unaligned_access(CPUState *cpu, vaddr addr,
>>                                          MMUAccessType access_type,
>>                                          int mmu_idx, uintptr_t retaddr)
>>  {
>>      CPUClass *cc = CPU_GET_CLASS(cpu);
>>  
>> -    cc->do_unaligned_access(cpu, addr, access_type, mmu_idx, retaddr);
>> +    cc->tcg_ops.do_unaligned_access(cpu, addr, access_type, mmu_idx, retaddr);
>>  }
>> -#ifdef CONFIG_TCG
>>  static inline void cpu_transaction_failed(CPUState *cpu, hwaddr physaddr,
>>                                            vaddr addr, unsigned size,
>>                                            MMUAccessType access_type,
>> @@ -858,10 +850,7 @@ static inline void cpu_transaction_failed(CPUState *cpu, hwaddr physaddr,
>>                                            mmu_idx, attrs, response, retaddr);
>>      }
>>  }
>> -#endif /* CONFIG_TCG */
>> -#endif /* CONFIG_SOFTMMU */
>> -
>> -#endif /* NEED_CPU_H */
>> +#endif /* !CONFIG_USER_ONLY && CONFIG_TCG */
>>  
>>  /**
>>   * cpu_set_pc:
>> diff --git a/include/hw/core/tcg-cpu-ops.h b/include/hw/core/tcg-cpu-ops.h
>> index 3cc2733410..bac0165db6 100644
>> --- a/include/hw/core/tcg-cpu-ops.h
>> +++ b/include/hw/core/tcg-cpu-ops.h
>> @@ -50,6 +50,13 @@ typedef struct TcgCpuOperations {
>>                                    unsigned size, MMUAccessType access_type,
>>                                    int mmu_idx, MemTxAttrs attrs,
>>                                    MemTxResult response, uintptr_t retaddr);
>> +    /**
>> +     * @do_unaligned_access: Callback for unaligned access handling, if
>> +     * the target defines #TARGET_ALIGNED_ONLY.
>> +     */
>> +    void (*do_unaligned_access)(CPUState *cpu, vaddr addr,
>> +                                MMUAccessType access_type,
>> +                                int mmu_idx, uintptr_t retaddr);
> 
> Similarly to previous patch, don't we want to restrict this
> to system-mode?

In theory yes, (and what about exec_interrupt..?)
but we need to triple check the targets, because they tend to set these unconditionally.

Same concern about CONFIG_USER_ONLY vs NEED_CPU_H / CONFIG_SOFTMMU, would use CONFIG_USER_ONLY for consistency with the other targets?



> 
>>  
>>      /**
>>       * @tlb_fill: Handle a softmmu tlb miss or user-only address fault
> 



  reply	other threads:[~2020-12-10 13:44 UTC|newest]

Thread overview: 43+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-12-10 12:11 [PATCH v10 00/32] i386 cleanup Claudio Fontana
2020-12-10 12:11 ` [PATCH v10 01/32] accel/tcg: split CpusAccel into three TCG variants Claudio Fontana
2020-12-10 12:11 ` [PATCH v10 02/32] accel/tcg: split tcg_start_vcpu_thread Claudio Fontana
2020-12-10 12:11 ` [PATCH v10 03/32] accel/tcg: rename tcg-cpus functions to match module name Claudio Fontana
2020-12-10 12:11 ` [PATCH v10 04/32] i386: move kvm accel files into kvm/ Claudio Fontana
2020-12-10 12:11 ` [PATCH v10 05/32] i386: move whpx accel files into whpx/ Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 06/32] i386: move hax accel files into hax/ Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 07/32] i386: hvf: remove stale MAINTAINERS entry for old hvf stubs Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 08/32] i386: move TCG accel files into tcg/ Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 09/32] i386: move cpu dump out of helper.c into cpu-dump.c Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 10/32] i386: move TCG cpu class initialization out of helper.c Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 11/32] tcg: cpu_exec_{enter,exit} helpers Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 12/32] tcg: make CPUClass.cpu_exec_* optional Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 13/32] tcg: Make CPUClass.debug_excp_handler optional Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 14/32] cpu: Remove unnecessary noop methods Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 15/32] cpu: Introduce TCGCpuOperations struct Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 16/32] target/riscv: remove CONFIG_TCG, as it is always TCG Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 17/32] accel/tcg: split TCG-only code from cpu_exec_realizefn Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 18/32] cpu: Move synchronize_from_tb() to tcg_ops Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 19/32] cpu: Move cpu_exec_* " Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 20/32] cpu: Move tlb_fill " Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 21/32] cpu: Move debug_excp_handler " Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 22/32] target/arm: do not use cc->do_interrupt for KVM directly Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 23/32] cpu: move cc->do_interrupt to tcg_ops Claudio Fontana
2020-12-10 12:55   ` Philippe Mathieu-Daudé
2020-12-10 12:12 ` [PATCH v10 24/32] cpu: move cc->transaction_failed " Claudio Fontana
2020-12-10 12:59   ` Philippe Mathieu-Daudé
2020-12-10 13:10     ` Claudio Fontana
2020-12-10 13:22       ` Philippe Mathieu-Daudé
2020-12-10 12:12 ` [PATCH v10 25/32] cpu: move do_unaligned_access " Claudio Fontana
2020-12-10 13:01   ` Philippe Mathieu-Daudé
2020-12-10 13:14     ` Claudio Fontana [this message]
2020-12-10 13:18       ` Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 26/32] accel: extend AccelState and AccelClass to user-mode Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 27/32] accel: replace struct CpusAccel with AccelOpsClass Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 28/32] accel: introduce AccelCPUClass extending CPUClass Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 29/32] i386: split cpu accelerators from cpu.c, using AccelCPUClass Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 30/32] cpu: call AccelCPUClass::cpu_realizefn in cpu_exec_realizefn Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 31/32] hw/core/cpu: call qemu_init_vcpu in cpu_common_realizefn Claudio Fontana
2020-12-10 12:12 ` [PATCH v10 32/32] cpu: introduce cpu_accel_instance_init Claudio Fontana
2020-12-10 13:05 ` [PATCH v10 00/32] i386 cleanup Philippe Mathieu-Daudé
2020-12-10 13:11   ` Claudio Fontana
2020-12-10 21:00 ` no-reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=a7ce2d59-2177-e873-8a2c-40e3682923c8@suse.de \
    --to=cfontana@suse.de \
    --cc=alex.bennee@linaro.org \
    --cc=anthony.perard@citrix.com \
    --cc=brogers@suse.com \
    --cc=colin.xu@intel.com \
    --cc=cota@braap.org \
    --cc=dfaggioli@suse.com \
    --cc=dirty@apple.com \
    --cc=ehabkost@redhat.com \
    --cc=haxm-team@intel.com \
    --cc=jasowang@redhat.com \
    --cc=lvivier@redhat.com \
    --cc=mtosatti@redhat.com \
    --cc=ohering@suse.de \
    --cc=paul@xen.org \
    --cc=pbonzini@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=peterx@redhat.com \
    --cc=philmd@redhat.com \
    --cc=qemu-devel@nongnu.org \
    --cc=r.bolshakov@yadro.com \
    --cc=richard.henderson@linaro.org \
    --cc=sstabellini@kernel.org \
    --cc=sunilmut@microsoft.com \
    --cc=thuth@redhat.com \
    --cc=wenchao.wang@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).