From: Jan Kiszka <jan.kiszka@siemens.com>
To: "Michael S. Tsirkin" <mst@redhat.com>
Cc: Jailhouse <jailhouse-dev@googlegroups.com>,
"liang yan" <lyan@suse.com>,
"Alex Bennée" <alex.bennee@linaro.org>,
qemu-devel <qemu-devel@nongnu.org>,
"virtio-comment@lists.oasis-open.org"
<virtio-comment@lists.oasis-open.org>
Subject: Re: [virtio-comment] Re: [RFC] ivshmem v2: Shared memory device specification
Date: Mon, 27 Jul 2020 16:17:06 +0200 [thread overview]
Message-ID: <ac7ceefb-99d8-0662-8863-c90c20b2f31a@siemens.com> (raw)
In-Reply-To: <20200727095239-mutt-send-email-mst@kernel.org>
On 27.07.20 15:56, Michael S. Tsirkin wrote:
> On Mon, Jul 27, 2020 at 03:39:32PM +0200, Jan Kiszka wrote:
>> On 27.07.20 15:20, Michael S. Tsirkin wrote:
>>> On Mon, May 25, 2020 at 09:58:28AM +0200, Jan Kiszka wrote:
>>>> #### Vendor Specific Capability (ID 09h)
>>>>
>>>> This capability must always be present.
>>>>
>>>> | Offset | Register | Content |
>>>> |-------:|:--------------------|:-----------------------------------------------|
>>>> | 00h | ID | 09h |
>>>> | 01h | Next Capability | Pointer to next capability or 00h |
>>>> | 02h | Length | 20h if Base Address is present, 18h otherwise |
>>>> | 03h | Privileged Control | Bit 0 (read/write): one-shot interrupt mode |
>>>> | | | Bits 1-7: Reserved (0 on read, writes ignored) |
>>>> | 04h | State Table Size | 32-bit size of read-only State Table |
>>>> | 08h | R/W Section Size | 64-bit size of common read/write section |
>>>> | 10h | Output Section Size | 64-bit size of output sections |
>>>> | 18h | Base Address | optional: 64-bit base address of shared memory |
>>>>
>>>> All registers are read-only. Writes are ignored, except to bit 0 of
>>>> the Privileged Control register.
>>>
>>>
>>> Is there value in making this follow the virtio vendor-specific
>>> capability format? That will cost several extra bytes - do you envision
>>> having many of these in the config space?
>>
>> Of course, this could be modeled with via virtio_pci_cap as well. Would add
>> 12 unused by bytes and one type byte. If it helps to make the device look
>> more virtio'ish, but I'm afraid there are more differences at PCI level.
>
> I guess it will be useful if we ever find it handy to make an ivshmem
> device also be a virtio device. Can't say why yet but if we don't care
> it vaguely seems kind of like a good idea. I guess it will also be handy
> if you ever need another vendor specific cap: you already get a way to
> identify it without breaking drivers.
>
I can look into that. Those 12 wasted bytes are a bit ugly, but so far
we are not short on config space, even in the non-extended range.
More problematic is that the existing specification of virtio_pci_cap
assumes that this describes a structure in a PCI resource, rather than
even being that data itself, and even a register (privileged control).
Would it be possible to split the types into two ranges, one for the
existing structure, one for others - like ivshmem - that will only share
the cfg_type field?
>
>> I do not see a use case for having multiple of those caps above per device.
>> If someone comes around with a valid use case for having multiple,
>> non-consequitive shared memory regions for one device, we would need to add
>> registers for them. But that would also only work for non-BAR regions due to
>> limited BARs.
>
>
> OK, I guess this answers the below too.
>
>>> Also, do we want to define an extended capability format in case this
>>> is a pci extended capability?
>>>
>>
>> What would be the practical benefit? Do you see PCIe caps that could become
>> useful in virtual setups?
>
> So if we ever have a huge number of these caps, PCIe allows many more
> caps.
>
>> We don't do that for regular virtio devices
>> either, do we?
>
> We don't, there's a small number of these so we don't run out of config
> space.
Right. But then it would not a be a problem to add PCIe (right before
adding it becomes impossible) and push new caps into the extended space.
And all that without breaking existing drivers. It's just a cap, and the
spec so far does not state that there must be no other cap, neither in
current virtio nor this ivshmem device.
Jan
--
Siemens AG, Corporate Technology, CT RDA IOT SES-DE
Corporate Competence Center Embedded Linux
next prev parent reply other threads:[~2020-07-27 14:17 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-25 7:58 [RFC] ivshmem v2: Shared memory device specification Jan Kiszka
2020-06-17 15:32 ` Alex Bennée
2020-06-17 16:10 ` Jan Kiszka
2020-07-15 13:27 ` [virtio-comment] " Stefan Hajnoczi
2020-07-17 16:15 ` Jan Kiszka
2020-07-23 6:54 ` Stefan Hajnoczi
2020-07-23 7:02 ` Jan Kiszka
2020-07-27 12:29 ` Stefan Hajnoczi
2020-07-27 13:20 ` Michael S. Tsirkin
2020-07-27 13:39 ` [virtio-comment] " Jan Kiszka
2020-07-27 13:56 ` Michael S. Tsirkin
2020-07-27 14:17 ` Jan Kiszka [this message]
2020-07-27 14:19 ` Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ac7ceefb-99d8-0662-8863-c90c20b2f31a@siemens.com \
--to=jan.kiszka@siemens.com \
--cc=alex.bennee@linaro.org \
--cc=jailhouse-dev@googlegroups.com \
--cc=lyan@suse.com \
--cc=mst@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=virtio-comment@lists.oasis-open.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).