From: Alistair <alistair@alistair23.me>
To: "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Subject: Re: [Qemu-devel] [PATCH v4 0/6] Add the STM32F405 and Netduino Plus 2 machine
Date: Wed, 11 Sep 2019 15:05:29 +0100 [thread overview]
Message-ID: <acd9fbba-71af-47b1-911c-f8b88e806cac@www.fastmail.com> (raw)
In-Reply-To: <CAFEAcA8gLzitZ8OKU+Ht79fsU1BOguxEu9FvafD0vjR9cJKx7A@mail.gmail.com>
On Wed, Sep 11, 2019, at 11:49 AM, Peter Maydell wrote:
> On Fri, 6 Sep 2019 at 07:10, Alistair Francis <alistair@alistair23.me> wrote:
> >
> >
> > Now that the Arm-M4 CPU has been added to QEMU we can add the Netduino
> > Plus 2 machine. This is very similar to the STM32F205 and Netduino 2 SoC
> > and machine.
> >
> > v4:
> > - Rebase on master
> > v3:
> > - Remove custom reset handler
> > - Add init-entry and init-sp properties
> > - Rebase on master (including Kconfig changes)
> > v2:
> > - Reorder patchset
> > - Return the kernel entry point instead of using a pointer
> > - Address Peter's comments
> >
> >
> > Alistair Francis (6):
> > armv7m: Allow entry information to be returned
> > target/arm: Allow setting M mode entry and sp
> > hw/misc: Add the STM32F4xx Sysconfig device
> > hw/misc: Add the STM32F4xx EXTI device
> > hw/arm: Add the STM32F4xx SoC
> > hw/arm: Add the Netduino Plus 2
>
> What are the changes for setting initial SP and PC for?
If it's not set the the guest code jumps into some broken address and crashes at boot.
> Why is this SoC special? Is it different from the
> stm32f205 SoC we model already?
From memory the STM32F205 might have the same issue. It just wasn't a big problem as my STM32F2xx tests were targeting QEMU while the STM32F4xx isn't.
>
> I'm not in general a fan of individual board models having
> their own custom behaviour for -kernel. The inconsistencies
> between architectures and between A- and M- profile are
> awkward enough as it is...
I do see it as a pain as well, but I'm not sure what else to do to fix it.
Alistair
>
> thanks
> -- PMM
>
>
next prev parent reply other threads:[~2019-09-11 14:07 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-09-06 6:10 [Qemu-devel] [PATCH v4 0/6] Add the STM32F405 and Netduino Plus 2 machine Alistair Francis
2019-09-06 6:11 ` [Qemu-devel] [PATCH v4 1/6] armv7m: Allow entry information to be returned Alistair Francis
2019-09-06 6:11 ` [Qemu-devel] [PATCH v4 2/6] target/arm: Allow setting M mode entry and sp Alistair Francis
2019-09-06 6:11 ` [Qemu-devel] [PATCH v4 3/6] hw/misc: Add the STM32F4xx Sysconfig device Alistair Francis
2019-09-06 6:11 ` [Qemu-devel] [PATCH v4 4/6] hw/misc: Add the STM32F4xx EXTI device Alistair Francis
2019-09-06 6:11 ` [Qemu-devel] [PATCH v4 5/6] hw/arm: Add the STM32F4xx SoC Alistair Francis
2019-09-06 6:11 ` [Qemu-devel] [PATCH v4 6/6] hw/arm: Add the Netduino Plus 2 Alistair Francis
2019-09-06 6:25 ` [Qemu-devel] [PATCH v4 0/6] Add the STM32F405 and Netduino Plus 2 machine no-reply
2019-09-11 10:49 ` Peter Maydell
2019-09-11 14:05 ` Alistair [this message]
2019-09-27 15:10 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=acd9fbba-71af-47b1-911c-f8b88e806cac@www.fastmail.com \
--to=alistair@alistair23.me \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).