From: "Cédric Le Goater" <clg@kaod.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm <qemu-arm@nongnu.org>,
"QEMU Developers" <qemu-devel@nongnu.org>,
"Andrew Jeffery" <andrew@aj.id.au>,
"Joel Stanley" <joel@jms.id.au>,
"Philippe Mathieu-Daudé" <f4bug@amsat.org>
Subject: Re: [Qemu-devel] [PATCH v4 1/8] aspeed: introduce a dummy ROM device to catch invalid writes
Date: Thu, 19 Oct 2017 14:57:18 +0200 [thread overview]
Message-ID: <ad2bd2fd-dbad-7f1c-66df-9c5d638df127@kaod.org> (raw)
In-Reply-To: <CAFEAcA_xM93zxp-QqwXd+Fxj9LE6sPn+9zWbiL4tK1GZOqKNYw@mail.gmail.com>
On 10/19/2017 01:06 PM, Peter Maydell wrote:
> On 19 October 2017 at 11:04, Cédric Le Goater <clg@kaod.org> wrote:
>> Some legacy firmwares access unimplemented addresses on the Aspeed SoC
>> (old U-Boot code using variables in the bss when it shouldn't do).
>> Let's add a dummy ROM device to catch the invalid writes and support
>> new board without using the 'ignore_memory_transaction_failures' flags.
>>
>> Signed-off-by: Cédric Le Goater <clg@kaod.org>
>> ---
>> hw/arm/aspeed.c | 24 ++++++++++++++++++++++++
>> 1 file changed, 24 insertions(+)
>>
>> diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
>> index ab895ad490af..e44733153819 100644
>> --- a/hw/arm/aspeed.c
>> +++ b/hw/arm/aspeed.c
>> @@ -166,6 +166,19 @@ static void aspeed_board_init_flashes(AspeedSMCState *s, const char *flashtype,
>> }
>> }
>>
>> +static void boot_rom_rw_flash_write(void *opaque, hwaddr offset, uint64_t value,
>> + unsigned size)
>> +{
>> + qemu_log_mask(LOG_GUEST_ERROR,
>> + "%s: 0x%" HWADDR_PRIx " <- 0x%" PRIx64 " [%u]\n",
>> + __func__, offset, value, size);
>> +}
>> +
>> +static const MemoryRegionOps boot_rom_rw_flash_ops = {
>> + .write = boot_rom_rw_flash_write,
>> + .endianness = DEVICE_NATIVE_ENDIAN,
>> +};
>> +
>> static void aspeed_board_init(MachineState *machine,
>> const AspeedBoardConfig *cfg)
>> {
>> @@ -209,6 +222,7 @@ static void aspeed_board_init(MachineState *machine,
>> if (drive0) {
>> AspeedSMCFlash *fl = &bmc->soc.fmc.flashes[0];
>> MemoryRegion *boot_rom = g_new(MemoryRegion, 1);
>> + MemoryRegion *boot_rom_rw = g_new(MemoryRegion, 1);
>>
>> /*
>> * create a ROM region using the default mapping window size of
>> @@ -221,6 +235,16 @@ static void aspeed_board_init(MachineState *machine,
>> memory_region_add_subregion(get_system_memory(), FIRMWARE_ADDR,
>> boot_rom);
>> write_boot_rom(drive0, FIRMWARE_ADDR, fl->size, &error_abort);
>> +
>> + /*
>> + * Create a fake ROM region to track invalid writes done by
>> + * some legacy firmwares
>> + */
>> + memory_region_init_rom_device(boot_rom_rw, NULL, &boot_rom_rw_flash_ops,
>> + NULL, "aspeed.boot_rom_rw", fl->size,
>> + &error_abort);
>> + memory_region_add_subregion_overlap(get_system_memory(), FIRMWARE_ADDR,
>> + boot_rom_rw, 0);
>> }
>
> You're already (in some conditions) adding a memory region at this
> address -- you can see it just above. I think you probably want
> to be always creating this region in the same way, whether you
> need to do a write_boot_rom() to it or not, rather than creating
> two things at the same address.
ok. I didn't think that was possible. Let me try that.
Thanks,
C.
>
> I think that currently memory_region_init_rom() regions will
> MEMTX_DECODE_ERROR on attempts to write to them -- that's really
> a bug, which we might be able to fix, but for now you can do
> this with the init_rom_device() and a comment about why we
> can't just use memory_region_init_rom().
>
> thanks
> -- PMM
>
next prev parent reply other threads:[~2017-10-19 12:57 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-19 10:04 [Qemu-devel] [PATCH v4 0/8] aspeed: add a witherspoon-bmc machine Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 1/8] aspeed: introduce a dummy ROM device to catch invalid writes Cédric Le Goater
2017-10-19 11:06 ` Peter Maydell
2017-10-19 12:57 ` Cédric Le Goater [this message]
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 2/8] aspeed: remove ignore_memory_transaction_failures on all boards Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 3/8] aspeed: add support for the witherspoon-bmc board Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 4/8] aspeed: add an I2C RTC device to all machines Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 5/8] smbus: add a smbus_eeprom_init_one() routine Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 6/8] aspeed: Add EEPROM I2C devices Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 7/8] misc: add pca9552 LED blinker model Cédric Le Goater
2017-10-19 10:04 ` [Qemu-devel] [PATCH v4 8/8] aspeed: add the pc9552 chips to the witherspoon machine Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ad2bd2fd-dbad-7f1c-66df-9c5d638df127@kaod.org \
--to=clg@kaod.org \
--cc=andrew@aj.id.au \
--cc=f4bug@amsat.org \
--cc=joel@jms.id.au \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).