From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1IzvIP-0003gA-Qu
	for qemu-devel@nongnu.org; Wed, 05 Dec 2007 09:32:17 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1IzvIL-0003VQ-7C
	for qemu-devel@nongnu.org; Wed, 05 Dec 2007 09:32:17 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1IzvIL-0003V8-2q
	for qemu-devel@nongnu.org; Wed, 05 Dec 2007 09:32:13 -0500
Received: from rn-out-0910.google.com ([64.233.170.188]
	helo=rn-out-0102.google.com)
	by monty-python.gnu.org with esmtp (Exim 4.60)
	(envelope-from <magnus.damm@gmail.com>) id 1IzvIK-0001wd-OS
	for qemu-devel@nongnu.org; Wed, 05 Dec 2007 09:32:12 -0500
Received: by rn-out-0102.google.com with SMTP id i19so14296rng
	for <qemu-devel@nongnu.org>; Wed, 05 Dec 2007 06:32:12 -0800 (PST)
Message-ID: <aec7e5c30712050632l2648f26dk4d9e67f1af817ea1@mail.gmail.com>
Date: Wed, 5 Dec 2007 23:32:12 +0900
From: "Magnus Damm" <magnus.damm@gmail.com>
In-Reply-To: <20071203084020.GA9284@linux-sh.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
References: <20071203084020.GA9284@linux-sh.org>
Subject: [Qemu-devel] Re: [PATCH] target-sh4: Support CPU versioning.
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Paul Mundt <lethal@linux-sh.org>
Cc: qemu-devel@nongnu.org

On Dec 3, 2007 5:40 PM, Paul Mundt <lethal@linux-sh.org> wrote:
> Trivial patch adding CPU listing and the ability to do per-subtype
> CVR/PVR/PRR values. The existing semantics aren't changed, as only
> the SH7751R values are stubbed in for the moment, but the kernel is at
> least able to get the cache probing correct.
>
> This also makes it trivial to abstract subtype specific registers like
> MMU_PTEA and to set up feature bits in line with the kernel probing for
> things like conditionalizing FPU/DSP context.
>
> Signed-off-by: Paul Mundt <lethal@linux-sh.org>

Thank you for implementing this. Good idea. There is however a small
glitch introduced with this patch - both the r2d and the shix board
can pass "any" as cpu string when calling cpu_init(). This results in
a "Unable to find CPU definition" error unless the cpu type is
specified on the command line using the -cpu option. Maybe a better
solution would be to pass "SH7751R" from r2d and "SH7750" from shix by
default?

/ magnus