From: Richard Henderson <richard.henderson@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm <qemu-arm@nongnu.org>, QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [PATCH 0/4] target/arm: Use TCG vector ops for MVE
Date: Fri, 3 Sep 2021 17:36:14 +0200 [thread overview]
Message-ID: <afa6d71a-b710-a7ad-43ee-a3764ce85553@linaro.org> (raw)
In-Reply-To: <CAFEAcA_uq6bWPQxvPz5AWEwcZdg7V0tybvxNtwNaQeOyT9ChYw@mail.gmail.com>
On 9/3/21 5:20 PM, Peter Maydell wrote:
> On Fri, 3 Sept 2021 at 16:14, Richard Henderson
> <richard.henderson@linaro.org> wrote:
>>
>> On 9/2/21 5:09 PM, Peter Maydell wrote:
>>> Richard: if you have time to scan through the MVE insns
>>> and suggest which ones would benefit from a vectorized
>>> version that would be very helpful...
>>
>> VDUP
>> VMOVL (into shifts or and)
>> VMVN (which seems to have gotten separated from the rest of the do_1op)
>> VSHL
>> VSHR
>> VSLI
>> VSRI
>>
>> I think that's about all.
>
> I guess also VMOV (immediate) (vector) ?
Oh right, yes. I skipped VMOV because I remembered that the register version is an alias
for VORR. Am I correct that there is no mve insn corresponding to the NEON VLD1 (single
element to all lanes)?
r~
prev parent reply other threads:[~2021-09-03 15:37 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-02 15:09 [PATCH 0/4] target/arm: Use TCG vector ops for MVE Peter Maydell
2021-09-02 15:09 ` [PATCH 1/4] target/arm: Add TB flag for "MVE insns not predicated" Peter Maydell
2021-09-03 13:57 ` Richard Henderson
2021-09-03 14:17 ` Peter Maydell
2021-09-03 15:28 ` Richard Henderson
2021-09-03 16:30 ` Peter Maydell
2021-09-07 14:11 ` Richard Henderson
2021-09-07 14:22 ` Richard Henderson
2021-09-10 16:00 ` Peter Maydell
2021-09-12 12:48 ` Richard Henderson
2021-09-09 13:46 ` Peter Maydell
2021-09-10 6:46 ` Richard Henderson
2021-09-10 9:30 ` Peter Maydell
2021-09-10 13:08 ` Richard Henderson
2021-09-09 14:53 ` Peter Maydell
2021-09-02 15:09 ` [PATCH 2/4] target/arm: Optimize MVE logic ops Peter Maydell
2021-09-02 16:19 ` Philippe Mathieu-Daudé
2021-09-03 13:58 ` Richard Henderson
2021-09-02 15:09 ` [PATCH 3/4] target/arm: Optimize MVE arithmetic ops Peter Maydell
2021-09-02 16:20 ` Philippe Mathieu-Daudé
2021-09-03 13:59 ` Richard Henderson
2021-09-02 15:09 ` [PATCH 4/4] target/arm: Optimize MVE VNEG, VABS Peter Maydell
2021-09-02 16:21 ` Philippe Mathieu-Daudé
2021-09-03 14:00 ` Richard Henderson
2021-09-03 15:14 ` [PATCH 0/4] target/arm: Use TCG vector ops for MVE Richard Henderson
2021-09-03 15:20 ` Peter Maydell
2021-09-03 15:36 ` Richard Henderson [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=afa6d71a-b710-a7ad-43ee-a3764ce85553@linaro.org \
--to=richard.henderson@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).