From: P J P <ppandit@redhat.com>
To: Alistair Francis <alistair23@gmail.com>
Cc: Qemu Developers <qemu-devel@nongnu.org>,
Peter Maydell <peter.maydell@linaro.org>,
Wjjzhang <wjjzhang@tencent.com>, Jiang Xin <jiangxin1@huawei.com>
Subject: Re: [Qemu-devel] [PATCH v4 2/4] sd: sdhci: check transfer mode register in multi block transfer
Date: Wed, 15 Feb 2017 10:28:06 +0530 (IST) [thread overview]
Message-ID: <alpine.LFD.2.20.1702151024310.11222@wniryva> (raw)
In-Reply-To: <CAKmqyKPWncbASv=VD1YAzKokEHxdOVse+G41XNmv5LUwy-kfUQ@mail.gmail.com>
Hello Alistair,
+-- On Tue, 14 Feb 2017, Alistair Francis wrote --+
| On Tue, Feb 14, 2017 at 10:52 AM, P J P <ppandit@redhat.com> wrote:
| > From: Prasad J Pandit <pjp@fedoraproject.org>
| >
| > In the SDHCI protocol, the transfer mode register value
| > is used during multi block transfer to check if block count
| > register is enabled and should be updated. Transfer mode
| > register could be set such that, block count register would
| > not be updated, thus leading to an infinite loop. Add check
| > to avoid it.
| >
| > Reported-by: Wjjzhang <wjjzhang@tencent.com>
| > Reported-by: Jiang Xin <jiangxin1@huawei.com>
| > Signed-off-by: Prasad J Pandit <pjp@fedoraproject.org>
|
| Didn't I already review this?
Yes, you did. I resent it owing to thread
-> https://lists.gnu.org/archive/html/qemu-devel/2017-02/msg02898.html
Thank you.
--
Prasad J Pandit / Red Hat Product Security Team
47AF CE69 3A90 54AA 9045 1053 DD13 3D32 FE5B 041F
next prev parent reply other threads:[~2017-02-15 4:58 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-02-14 18:52 [Qemu-devel] [PATCH v4 0/4] sd: sdhci: correct transfer mode register usage P J P
2017-02-14 18:52 ` [Qemu-devel] [PATCH v4 1/4] sd: sdhci: mask transfer mode register value P J P
2017-02-14 19:12 ` Alistair Francis
2017-02-14 18:52 ` [Qemu-devel] [PATCH v4 2/4] sd: sdhci: check transfer mode register in multi block transfer P J P
2017-02-14 19:13 ` Alistair Francis
2017-02-15 4:58 ` P J P [this message]
2017-02-17 13:10 ` Peter Maydell
2017-02-20 7:44 ` P J P
2017-02-14 18:52 ` [Qemu-devel] [PATCH v4 3/4] sd: sdhci: conditionally invoke " P J P
2017-02-14 18:52 ` [Qemu-devel] [PATCH v4 4/4] sd: sdhci: Remove block count enable check in single block transfers P J P
2017-02-17 21:54 ` Alistair Francis
2017-02-17 13:21 ` [Qemu-devel] [PATCH v4 0/4] sd: sdhci: correct transfer mode register usage Peter Maydell
2017-02-17 21:55 ` Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.LFD.2.20.1702151024310.11222@wniryva \
--to=ppandit@redhat.com \
--cc=alistair23@gmail.com \
--cc=jiangxin1@huawei.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=wjjzhang@tencent.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).